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Abstract
This project investigated the performance of various solar maximum power point tracking
algorithms on a single hardware platform. It also developed a low-cost hardware platform
including a rudimentary solar cell emulator circuit and a maximum power point tracker
circuit to test these algorithms. Additionally, the project covered the development of the
two software algorithms that were tested in the project: the ”Sweep” algorithm and the
”Perturb and Observe” algorithm.
i
Acknowledgements
We would like to express our sincere gratitude to Professor Emanuel for the
guidance, wisdom, and kindness he provided us as we brought this project to
fruition.
In addition we would like to thank the following individuals for their
contributions to this project. Without their help this report would not have
been possible.
Professor S. J. Bitar
Mr. James O’Rourke
Mr. Bill Appleyard
ii
Contents
Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i
Acknowledgements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v
1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Project Statement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2.1 Terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2.2 Conceptual Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2.3 Prior Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.4 Market Research . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Hardware Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.2 Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.3 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4 Software Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4.1 Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4.2 Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
4.3 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
5 Experimental Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
5.1 Circuit Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
5.2 Relative Software Performance . . . . . . . . . . . . . . . . . . . . . . . . . . 39
5.3 Combined Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
5.4 Summary of Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
6.1 Additional Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
6.2 Concluding Remarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
A Circuit Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-1
B Bill Of Materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-5
C Gerber (RS-274x) File Renders . . . . . . . . . . . . . . . . . . . . . . . . . . A-7
iii
D PSpice Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .A-11
E Equivalent PSpice Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . .A-18
F C Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .A-22
G MATLAB Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .A-37
H Datasheet Excerpts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .A-40
H.1 MIC5021 High-Side MOSFET Driver . . . . . . . . . . . . . . . . . . . . . . A-40
H.2 MSP430 Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-46
List of Tables
3.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Overview of traces in filter performance graph (Figure 3.13) . . . . . . . . . 19
List of Figures
2.1 Example of a Photovoltaic Current-Voltage and Power-Voltage Characteristic 2
3.1 Hardware Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Example of a Photovoltaic Current-Voltage and Power-Voltage Characteristic 8
3.3 Original Solar Cell Simulator Schematic . . . . . . . . . . . . . . . . . . . . 9
3.4 Original Buck Converter Circuit Schematic . . . . . . . . . . . . . . . . . . . 10
3.5 Filter Circuit Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.6 Original Current Sense Circuit Schematic . . . . . . . . . . . . . . . . . . . . 12
3.7 Original Control Circuit Schematic . . . . . . . . . . . . . . . . . . . . . . . 13
3.8 Solar Cell Emulator simulation results . . . . . . . . . . . . . . . . . . . . . 16
3.9 Buck converter simulation with stepped duty cycle . . . . . . . . . . . . . . 17
3.10 Buck converter simulation output transient detail . . . . . . . . . . . . . . . 17
3.11 Buck converter simulated efficiency . . . . . . . . . . . . . . . . . . . . . . . 18
3.12 Bode plot for filter network . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.13 Filter performance graph from simulation . . . . . . . . . . . . . . . . . . . . 19
3.14 Final Solar Cell Emulator Circuit Schematic . . . . . . . . . . . . . . . . . . 20
3.15 Output Voltage Ripple of Base Buck Converter Circuit [Blue] . . . . . . . . 21
3.16 Final Buck Converter Circuit Diagram . . . . . . . . . . . . . . . . . . . . . 21
3.17 Output Voltage Ripple of Buck Converter Circuit with 100μF Capacitor [Green] 22
3.18 Final Filter Circuit Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.19 2MHz Oscillation Between Amplifier and MCU . . . . . . . . . . . . . . . . 23
3.20 Final Current Sensor Circuit Diagram . . . . . . . . . . . . . . . . . . . . . . 24
iv
3.21 Reduced 2MHz Oscillation Between Amplifier and MCU . . . . . . . . . . . 24
3.22 Final Control Circuit Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.23 PCB Implementation of Final Circuit . . . . . . . . . . . . . . . . . . . . . . 26
4.1 Sweep Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.1 Solar Cell Emulator I-V and P-V Characteristics . . . . . . . . . . . . . . . . 35
5.2 Breadboard Filter Test Results . . . . . . . . . . . . . . . . . . . . . . . . . 36
5.3 PCB Filter Test Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
5.4 Buck Converter Output Voltage Ripple . . . . . . . . . . . . . . . . . . . . . 37
5.5 Buck Converter Efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.6 The Sweep Algorithm Testing the Power Between 25% and 100% Duty Cycle 39
5.7 The Sweep Algorithm Reacting to Changing Solar Conditions . . . . . . . . 40
5.8 The Perturb and Observe Algorithm Immediately Following System Reset . 41
5.9 The Perturb and Observe Algorithm Reacting to Changing Solar Conditions 42
5.10 Power and Energy Delivered to Load by Sweep Algorithm . . . . . . . . . . 43
5.11 One Sweep and Hold Cycle with Theoretical Power and Energy . . . . . . . 44
5.12 Power and Energy Delivered to Load by Perturb & Observe Algorithm . . . 45
H1 MSP430 Pinout Diagram from datasheet . . . . . . . . . . . . . . . . . . . . A-46
v
1 Introduction
As fossil fuels increase in scarcity and human civilization increases its global demand for
electrical power, so-called “alternative” energy sources increase in importance and preva-
lence. Alternative energy doesn’t necessarily mean renewable energy, it simply means that
the source of energy isn’t a traditional fossil fuel. Renewable energy sources are more po-
litically controversial than other forms of renewable energy, but are increasingly prevalent,
especially in situations where more traditional energy sources are not viable.
Solar power is one increasingly popular source of renewable energy, due to its low cost,
scalability, and availability. In large-scale solar energy harvesting operations, sunlight is
used to boil water to drive steam turbines. More common, however, are photovoltaic panels
that produce less power, take up less space, and require less management and upkeep to
function [1].
Maximum power point tracking is of critical importance to photovoltaics because it brings an
increase in supplied power without having to increase the area or weight of the photovoltaic
array itself. As such, maximum power point tracking is part of most modern photovoltaic
array controllers, though it is uncommon for companies to publish technical details relating
to the maximum power point tracking hardware and algorithms.
1.1 Project Statement
This project’s primary purpose was to investigate the efficiency of various maximum power
point tracking algorithms on a single hardware platform. Ancillary to this purpose were:
the development of a low-cost hardware platform with which to test these algorithms, the
development of a low-cost solar cell emulator for the reproduction of solar conditions in a
laboratory setting, and the implementation of the software algorithms to be tested. The
project encompassed the design, simulation and implementation of both the hardware and
software that made up the maximum power point tracker and the solar cell emulator, as
well as the testing of two separate maximum power point tracking software algorithms for
comparison against each other.
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2 Background
2.1 Terminology
The following terms and acronyms are used throughout this paper:
Solar Power In the context of this project, solar power refers to electrical power derived
from the use of one or more photovoltaic devices. There are other ways to harness
power generated by the sun, but this project focuses only on photovoltaic devices.
Maximum Power Point (MPP) The maximum power point is a phenomenon made pos-
sible by the nonlinear nature of the photovoltaic current-voltage characteristic. It is
a single voltage and current at which the photovoltaic outputs its maximum possible
power for a given load. Figure 2.1 shows both the current-voltage characteristic and
power-voltage characteristic of an ideal photovoltaic. Real photovoltaic characteris-
tics are not as smooth, but retain the maximum power point and inverted logarithmic
current-voltage characteristic.
Figure 2.1: Example of a Photovoltaic Current-Voltage and Power-Voltage Characteristic
Maximum Power Point Tracking (MPPT) Maximum power point tracking is a term
to describe the process of actively varying circuit behavior so as to keep the photovoltaic
outputting the maximum possible for any set of given conditions e.g. load impedance,
solar angle, intensity, atmospheric refraction, etc.
Eﬃciency (In the context of this project) The eﬃciency of any given algorithm is de-
ﬁned by two factors: ﬁrst, the accuracy with which it tracks the maximum power point
and second, the speed and accuracy with which it responds to changes in the maximum
power point. The eﬃciency of hardware modules is the diﬀerence in power at the input
and the output of the module.
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Pulse Width Modulation (PWM) Pulse Width Modulation can be used as a way of
encoding information, or as used in this project as a way of controlling the power
delivered to an electrical load. This method varies the proportion of on-time to off-
time of a high frequency pulse. This proportion is referred to as the ”duty cycle.”
Proportional-Integral-Derivative (PID) Proportional Integral Derivative control is a
control loop feedback algorithm. The algorithm gets its name from the three ways it
attempts to achieve the set point, a proportional gain, an integral gain and a derivative
gain. Not all terms are used in every system, and the needs of each system must be
evaluated to determine the appropriate configuration.
2.2 Conceptual Background
Solar panels are used to convert solar radiation into electrical energy to power many of
the electronics in our everyday lives. These panels are made up of a number of individual
photovoltaic cells in a large unit that produces a usable power output. Such panels are
usually sold with a maximum power rating given by the maximum output current times the
maximum output voltage, or P = I ∗ V . Output voltage is generally determined by the
number of photovoltaic cells placed in series with each other, and is thus generally limited
by the overall size of the panel. Based on the equation for power above, the output power
of a photovoltaic array is determined by its generated current. This can be achieved by
utilizing different crystal structures in the panels themselves, or by improving the efficiency
of the cells.
Photovoltaic devices behave fundamentally differently from both ideal power sources and
common real power sources such as batteries or rotary generators. Whereas these sources
have a linearly proportional relationship between output current and voltage, the relationship
between a photovoltaic’s output current and voltage is an inverted logarithmic curve. This
behavior of the current vs. voltage characteristic is shown in Figure 2.1 on page 2. Also
shown in Figure 2.1 is the power vs. voltage characteristic, illustrating how the maximum
power point occurs at the “knee” of the current-voltage characteristic curve. “Most solar
panel manufacturers will specify the panel voltage at maximum power (Vmpp). This voltage
is typically around 70% – 80% of the panel’s open circuit voltage (Voc)” [2].
In order to achieve repeatable test results over various times of day and atmospheric condi-
tions, the testing of solar powered devices relies upon solar cell emulators. Commercial solar
cell emulators are prohibitively expensive relative to this project’s budget, which led to an
investigation of emulator circuits that could be built for this project. Such models can vary
in accuracy and complexity from a linear Current vs. Voltage characteristic [3] to the ability
to model partially shaded solar panels [4].
The most basic design consists of a variable resistor in series with a DC power supply. Such
a design does not produce the characteristic current vs voltage curve, but does produce a
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distinct maximum power point [3]. A design that reproduces the “knee” in the current vs
voltage curve of a solar panel utilizes a current source in parallel with a diode. This design
can be made more accurate by including a resistance in parallel with the diode to represent
any shunt resistance in the panel. A series resistance can also be included to model the
equivalent series resistance of all of the components of a solar panel. This design improves
upon the previous by attempting to model the non-linear current vs. voltage curve. The
most complicated design utilizes a photodiode and an amplification circuit to accurately
model the behavior of a solar cell. Multiple photodiodes can be configured to match the
overall layout of a specific solar panel. By adding bypass diodes to the photodiodes, the
partial shading behavior of a solar panel will also be emulated [4].
Existing work in the field of Maximum Power Point Tracking was evaluated and a number
of algorithms were investigated. Algorithms evaluated include, Current Sweep, Perturb and
Observe or Hill Climb, Incremental Conductance, Ripple Correlation Control, and Beta
Method.
The Current Sweep algorithm varies the current from an open circuit to a short circuit
in order to obtain the I-V characteristic of the panel under the current conditions. This
information is then evaluated to find the maximum power point. The process is generally
repeated at a fixed interval to maintain the maximum power point [5].
Perturb & Observe or Hill Climb is frequently the focus of academic papers [5]. This
simple algorithm slightly adjusts the duty cycle of a power converter and uses the resulting
change in output power to maximize power, or “climb the hill” defined by the Power vs.
Voltage characteristic of a solar panel.
Incremental Conductance uses the derivative of the power vs the derivative of the voltage
to determine how to adjust the duty cycle of a DC-DC converter. The algorithm can be
simplified to compare the incremental conductance (∆I/∆V ) to (I/V ) for decision making [5]
Ripple Correlation Control attempts to correlate the phase of the power and voltage
from a solar panel found in the small ripple introduced by a DC-DC switching converter.
The phase information can be found by finding the product of the derivative of power and
voltage [6]. By continuously integrating this value it can be used to quickly adjust the duty
cycle to achieve the maximum power point.
The Beta algorithm relies upon a variable B that will monotonically increase with duty
cycle of a DC-DC converter [7]. The calculated value is then used to find a new duty cycle
that is closer to the maximum power point.
Section 2 | Page 4 of 49
2.3 Prior Work
This section covers other projects and products that influenced this project. This includes
major qualifying projects from previous years that explore solar energy or maximum power
point tracking and commercial products that perform those operations.
Renewable Energy Applications (2011) [8]
The Renewable Energy Applications MQP focused on the design and development of a re-
newable energy system at WPI’s Atwater Kent Laboratories. Two solar panels were installed
on the roof of Atwater Kent and power from these panels was collected with a custom MPPT
circuit, which employed the perturb and observe algorithm to charge a lead-acid battery. The
Renewable Energy Applications MQP concentrated primarily on operational theory, and po-
tential configurations for a renewable energy monitoring system that could be permanently
installed and benefit the WPI community. Emphasis was also placed on ensuring the flex-
ibility of the MPPT circuit. The broad scope of the Renewable Energy Applications MQP
influenced this project to focus specifically on solar maximum power point tracking.
Grid-Independent Charging Station with Power Flow Display (2012) [9]
The Grid-Independent Charging Station MQP designed and constructed a functioning pro-
totype solar charging station which provided both 5V DC (via USB), and 120V AC (via a
NEMA 5-15R 15A duplex receptacle). The solar power was provided by the panels installed
on the roof of Atwater Kent Laboratories from the Renewable Energy Applications MQP.
The Grid-Independent Charging Station MQP used an off-the-shelf MPPT battery charging
module due the the abandoned state of the Renewable Energy Applications project. Combin-
ing other off-the-shelf products with custom arduino-based hardware, the Grid-independent
Charging Station MQP constructed a system capable of displaying the direction and magni-
tude of power flow in the charging system. The Grid-Independent Charging Station MQP’s
discussion of the Renewable Energy Applications MQP influenced this project to design and
construct a custom mppt circuit from scratch rather than attempt to build upon a past
MPPT related MQP.
Solar Charging Station (2014) [10]
The Solar Charging Station MQP sought to develop a prototype solar charging station based
on a patio umbrella with built-in solar panels. The Solar Charging Station MQP set itself
apart from products on the market by incorporating maximum power point tracking in the
design of the flyback converter-based charging circuit, which charges a battery to power a
5 V DC and 120 V AC output. The perturb and observe algorithm was selected for use in
the Solar Charging Station project. The Solar Charging Station MQP’s goal of developing
a consumer product device influenced this project to focus on a device for research rather
than for a comercial market.
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Maximum Power Point Tracker (2014) [11]
The Maximum Power Point Tracker MQP designed and constructed a custom MPPT specif-
ically for an off-grid charging application, and implemented the final product in the Grid-
Independent Charging Station from 2012. Similar to the three previously discussed MQPs,
the Maximum Power Point Tracker MQP placed emphasis on idea conception, operational
theory, and system integration. This project builds on the theoretical work of the Maximum
Power Point Tracker MQP as well as the three other previously mentioned MQPs in order
to provide a solid practical implementation of a maximum power point tracker.
2.4 Market Research
The group researched the availability and functionality of Maximum Power Point Trackers
on the market today. These devices are often used to charge 12V and 24V battery systems
and incorporate specialized charging features to improve the value of the device. Not all of
the devices claiming to use MPP Tracking provide information on what algorithm is used
for maximizing power output. It is possible that this information wasn’t deemed important,
or considered a trade secret. The lack of information on the underlying algorithm makes
it difficult to assess whether these products could be improved, but it is likely that a more
advanced algorithm could prove beneficial if implemented in such a solar powered battery
charge controller.
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3 Hardware Design
This section covers the design, simulation, prototyping, and testing of the hardware for the
Maximum Power Point Tracker project. The hardware for this project was meant as a test
bench for various algorithms, rather than as a practical, in-place solution to charge a battery
from an actual solar cell. As such, the design constraints are slightly more relaxed than those
of a MPPT for use in a production system. Table 3.1 was made by cross-referencing a list
of available components from Digi-Key and speciﬁcations from the results of the group’s
market research.
Table 3.1: Absolute Maximum Ratings
Absolute Maximum Ratings
Symbol Parameter Value Unit
Vin Input Voltage to MPPT 30 V
Vout Output Voltage from MPPT 30 V
Iin Input Current to MPPT 1.6 A
In addition to these absolute maximum ratings, the system had a number of qualitative
design guidelines. The ﬁrst of these was the ability to power itself from its own output.
Secondly, the system would be controlled digitally by some sort of microcontroller. Another
goal was the ability to program the MCU in situ. Also, programmable over-voltage protection
for the output side of the MPPT circuit was desired. The MPPT circuit was also to be able
to handle small or medium solar panels, should the opportunity to test it with one arise.
Figure 3.1: Hardware Block Diagram
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Overall, the design of the circuitry follows the block diagram shown in Figure 3.1 on page 7.
As in the ﬁgure, the buck converter and ﬁlter blocks are used multiple times for diﬀerent
purposes. The second buck converter was added as part of a plan to make the MPPT power
itself. This plan was scrapped due to lack of time, though the hardware was left in place so
that it could be used in the future for expansions on this project if desired.
3.1 Theory
This subsection covers the theory of operation behind each part of the maximum power point
tracker as well as some of the mathematics applied in their design.
Solar Cell Emulator
The Solar Cell Emulator circuit is not part of the Maximum Power Point Tracker. It is
an external test ﬁxture that happens to be central to this project. Winter conditions in
New England are not reliably sunny enough for proper rigorous testing of the MPPT with
an actual solar panel. There are purpose-built solar panel emulators that can simulate all
sorts of behaviors of solar panels, but all of these proved prohibitively expensive for the
budget this project was allotted. Thus, in order to test the MPPT circuit, a custom-built,
less powerful, and more cost-eﬃcient test ﬁxture was needed. The Solar Cell Emulator does
not seek to fully emulate the behavior of a solar cell, rather it simply seeks to reproduce the
nonlinear characteristic current-voltage relationship that solar cells are known for. Crucially,
this creates a Maximum Power Point for the MPPT circuit to track, shown in Figure 3.2.
Figure 3.2: Example of a Photovoltaic Current-Voltage and Power-Voltage Characteristic
The original solar cell emulator circuit designed by Professor Bitar is shown in Figure 3.3 on
the next page. It uses a MOSFET as a voltage-controlled resistor to create a current-voltage
characteristic curve with the same inverted logarithmic shape as one from a solar panel.
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Figure 3.3: Original Solar Cell Simulator Schematic
The diode, D1, is a reverse current protection device and protects the emulator circuit from
laboratory errors setting up the power supply. The gate voltage of the P-channel MOSFET,
Q1, is determined by the potentiometer R4 and the resistor R2 in the following equation:
VSG =
(
1− R2 + (1− P )R4
R2 +R4
)
VD1 (3.1)
Where P represents the decimal percentage of the R4 Potentiometer wiper. The resistor
R1 represents the load, which in this project is the MPPT circuit. The voltage source, V1
represents the laboratory power supply.
Buck Converter
The Maximum Power Point Tracker accomplishes changes to its current and voltage through-
put by varying the duty cycle of a buck converter’s switch. Other MPPTs use more complex
DC-DC converters that frequently result in increased efficiency at the cost of increased design
complexity. As none of the team members had any prior experience with DC converters, the
simple design and theory associated with buck converters was preferable to more complex
converters. This reduced the chances of fundamental design errors and made debugging the
circuit a more intuitive process. The converter was designed to operate at 50kHz which re-
quired larger and more expensive components than would be necessary at higher frequencies,
but resulted in lower switching losses. This simplified the selection of a transistor, as the
primary concern became on-resistance and the various parameters that relate to switching
losses became secondary concerns.
This particular implementation of the buck converter circuit includes a high-side driver
integrated circuit (U1). This takes an input from the control circuit (Figure 3.7 on page 13).
This input is a square wave between 0V and 3.3V. The high-side driver biases this signal so
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Figure 3.4: Original Buck Converter Circuit Schematic
that it lies between Vin and Vin + 3.3V. This allows the VCTRL signal to control the N-
Channel MOSFET switch (Q1) despite the its source pin’s connection to a net with a higher
potential level than the control signal reaches. C1 is a filter capacitor for the power supply
to U1. C2 is a “Boost Capacitor,” connected as specified by the MIC5021YN datasheet
(Appendix H.1 on page A-40). L1 serves to stabilize Vout by flattening out and averaging
the switching from Q1, and D1 is a flyback diode so that current can flow through the load
unimpeded even when the switch is open. L1 is chosen based on the following:
Lmin =
(1−D)RLoad
2f
(3.2)
Equation (3.2) specifies the minimum possible inductance for the circuit, so the result of the
equation should be rounded up to the nearest available component. More information about
buck converter design can be found in Power Electronics by Hart [12]. D1 has less concrete
requirements, though it has to be able to handle the maximum load current and should switch
fast enough to keep up with the switch. For this reason, D1 was chosen as a 15SQ100TR
Schottky diode. C3 is the output capacitance, a nonpolarized polymer capacitor with a “fast”
transient response. Traditionally, these converters use a ceramic capacitor and an electrolytic
capacitor instead of a single polymer capacitor, but using the polymer capacitor allows a
larger bulk capacitance than ceramic capacitors without sacrificing transient response, to
the point that theoretical models showed that with just the polymer capacitor and no bulk
aluminum capacitor the output voltage ripple would still be less than 500mV peak to peak:
Cmin =
(1−D)Vout
8LVripplef 2
(3.3)
Equation (3.3) calculates the minimum possible capacitance to achieve the desired output
ripple voltage in an ideal converter. Actual component values should be above this number,
rather than simply equal to it. Both Equation (3.2) and Equation (3.3) are dependant on
duty cycle, D, and switching frequency, f . Cmin must be calculated after an inductance is
chosen because it depends on the inductor selection.
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A second identical buck converter is used to reduce the MPPT voltage to within the input
specification of the linear regulator. This was part of an “if there is time” feature that was
ultimately not fully implemented where the MPPT would be able to power itself directly
from its solar panel. More details about this are available in Section 3.3 on page 25.
Filter Network
The filter network was devised to protect delicate solar cells from the 50kHz switching
transients generated by the buck converter. Solar cells function best when under constant
load as opposed to an intermittent one [13]. The filter is used again between the MPPT’s
output and the second buck converter so that the MPPT output voltage stays at a relatively
constant DC level for easy sampling by the microcontroller. This second filter is identical to
the first filter because its purpose is identical: to reduce the effect of switching noise on the
power line at a sensitive point, though in this case it is for better measurement rather than
protection of the solar panel.
Taking into account that both of the filters lie on power supply lines, traditional techniques
such as simple R-C, R-L and R-L-C filters proved inadvisable due to the necessity of a large
resistance in series with the power line or a small one in parallel. Additionally, simple active
filter designs proved problematic due to the traditional power-disconnect between input and
output. To maintain design simplicity and achieve acceptable filtering with minimal series
resistance on the power line, the team chose to design a multi-stage L-C filter, seen in
Figure 3.5. The original design generated by NI Mutisim’s filter wizard called for a five-
stage L-C filter. The filter wizard makes no attempt to match real-world component values,
so this filter was considered a starting point, and subsequently tweaked through simulation
to produce a final design.
Figure 3.5: Filter Circuit Schematic
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Current Sense Circuit
The current sensing circuit started out as a single-chip interface between the microcontroller
(Figure 3.7 on the following page) and the output of the MPPT buck converter (Figure 3.4
on page 10). It grew as its input and output specifications changed into its present form.
The circuit is based on a Hall-Effect current sensor integrated circuit. When initially mak-
ing specifications for the circuit a more traditional current-sense resistor was considered, but
the Hall-Effect current sensor was chosen because it was theoretically price-competitive and
theoretically simpler to implement. The actual cost ended up higher then estimated, as the
originally chosen current-sense chip was unavailable for purchase. The substitute chip had
a larger current handling capability and as such its output used less than half of the micro-
controller’s ADC’s dynamic range. To fix this problem the team inserted a non-inverting
operational amplifier between the current sensor and the microcontroller. The resulting
circuit is shown in Figure 3.6.
Figure 3.6: Original Current Sense Circuit Schematic
The operational amplifier had a specified gain of 3 to reconcile the current sensor’s range
with the microcontroller’s dynamic range. This is determined by the feedback resistors, R1
and R2:
AV = 1 +
R2
R1
(3.4)
Control Circuitry
The control circuitry in this case is interface circuitry for a MicroController Unit (MCU).
This interface circuitry primarily takes signals too large for the microcontroller’s range and
scales them to fit within that range. Additionally, it provides power conditioning for the
MCU and human interface devices.
The first step of the design process for this circuit was selection of a MCU, as that sets
dynamic range requirements and operating conditions. The team chose a variant of Texas
Instruments’ MSP430 Ultra-Low-Power Mixed-Signal Microcontroller (U1) because all of the
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Figure 3.7: Original Control Circuit Schematic
team members had prior experience with the platform and knew it provided the versatility
required, as well as a familiar programming interface. The project required two 16 bit timers,
with at least one capable of controlling two GPIO pins, an Analog to Digital Converter (ADC)
with at least 10 bits of quantization and availability in a DIP package to ease prototyping.
The team decided on the MSP430G2553IN because it fulfilled all of these requirements.
The second step of the design process was to provide a power supply for the microcontroller,
which required a low-current 3.3V supply. This was accomplished with a linear regulator
connected to an external 5V supply. This allowed the addition of an external circuit that
could control whether the MCU was powered from the onboard DC converters or an offboard
power supply depending on power availability from the “solar panel,” though there was not
time to implement this functionality. The linear regulator chosen was the L78L33 (U2) from
ST Microelectronics. Section 3.3 on page 25 covers changes made to this circuit after testing.
The recommended operating configuration of the microcontroller includes a filter capacitor
on the 3.3V supply rail. This circuit uses a 100pF ceramic capacitor (C1) for that purpose.
Additionally, in order for the MCU to operate it needs an enable signal. This is accomplished
by tying a specific pin high via R5 in this circuit. C2 here is identical to and serves the same
purpose as C1 does for the power supply to the MCU.
The circuit includes two identical voltage dividers, for the input signals Vout (the output
voltage of the MPPT) and Vout2 (the output voltage of the second buck converter) respec-
tively. These voltage dividers encompass resistors R1, R2, R3 and R4. These voltage dividers
ensure that the expected values of these signals lie within the dynamic range of the MCU’s
ADC. The zener diodes, D1 and D2, serve to protect the MCU in the case that one or both
of the input signals exceeds its expected value, driving the output of the voltage divider
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above the absolute maximum voltage rating of the microcontroller, shown in Equation (3.5).
Vout =
{
R2
R1+R2
Vin
R2
R1+R2
Vin ≤ 3.3V
3.3V R2
R1+R2
Vin > 3.3V
(3.5)
The values of the resistors were chosen as R1 = R3 = 75kΩ and R2 = R4 = 750kΩ to give
approximately a factor of 10 reduction in input signal magnitude. The microcontroller uses
this information, combined with a voltage signal representing the current flow through the
MPPT (Vsense) to control the two buck converters. The signal VCTL is a PWM signal
that controls the MPPT buck converter, while VCTL2 does the same for the output buck
converter. The control block has two buttons attached for testing purposes, here shown as
SW1 and SW2 respectively.
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3.2 Simulation
Simulation of the hardware design was performed using Cadence PSpice. Each of the blocks
of the block diagram in Figure 3.1 on page 7, other than the Control and 3.3V Supply
blocks, was written out as a subcircuit. This allowed for easy reconfiguration of the overall
circuit to explore its performance under various conditions. The simulation code, followed
by the custom model library is available in Appendix D on page A-11. A schematic of the
simulation subcircuits available in Appendix E on page A-18. The purpose of the simulation
was to verify the performance of each block individually, and then together. Algorithms
were not implemented in the hardware simulation due to the complexity of performing the
required mathematical and logical operations in PSpice. For passive components, such as
inductors and capacitors, ideal models were used, coupled with the non-ideal characteristics
of the physical components selected; for example, a 1mH inductor is modeled as a 1mH
inductance in series with the physical component’s equivalent series resistance (ESR) of
137mΩ. Active components such as transistors and diodes were modeled using manufacturer-
published device models.
Solar Cell Emulator
The solar cell emulator circuit was simulated using a 23V ideal source, a manufacturer-
provided model for the IRF9520 power MOSFET and a manufacturer-provided model for the
MBR1060 diode. The potentiometer was modeled as a three-terminal subcircuit consisting
of two resistors in series. The value and ratio of the resistors can be set by parameters passed
into the subcircuit. Several simulations were performed with the potentiometer ratio set to
different values. These simulations consisted of a parameter sweep, where a load resistance
was varied from 1µΩ to 100Ω in 100mΩ increments. The voltage across, and current through
the load resistance were measured for each simulation. These values were then plotted on
a graph (Figure 3.8 on the next page) to show how the circuit successfully emulates the
characteristic voltage-current curves of a solar panel.
Pulse Width Modulation Generation for Simulation
A feedback system was not implemented in the buck converters, as the maximum power
point tracking and duty cycle adjustments were to be performed in software rather than
hardware. In simulation, either a static pulse width modulation (PWM) duty cycle or a
stepped duty cycle was used. The static duty cycle was implemented using a pulse voltage
source. The stepped duty cycle was considerably more challenging to implement. The goal
behind the stepped duty cycle was to more accurately simulate how the circuit will operate
when controlled by the MCU, which increments or decrements the duty cycle by 0.3125%
rather than “sliding” linearly between duty cycles. In simulation, convergence issues often
occur when sudden changes are made to voltages and currents, wherein two components
connected together “disagree” on the value of the voltage or current at their connected
point.
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Figure 3.8: Solar Cell Emulator simulation results demonstrating voltage-current character-
istics similar to those of a solar panel
Initially, a comparator circuit was used, which varied the width of a square wave based on
the diﬀerence between a control voltage and a 50kHz triangle wave. The control voltage was
generated using a piecewise-linear (PWL) voltage source. This method caused convergence
issues which could not be resolved despite following numerous troubleshooting steps. An
alternative solution was devised and implemented, using a fully deﬁned PWM waveform,
meaning that for each period of the 50kHz square wave, four voltage points were deﬁned in
the time domain. A python script was written to automatically generate the very lengthy
PWL voltage source deﬁnition. The code for the python script is available at the end of
Appendix D. The resulting voltage source was used to drive the gate of the buck converter
MOSFET.
Buck Converter
The simulation of the buck converters did not stray far from the hardware design. Ideal
passive components were used in conjunction with their respective ESR values. As discussed
in the previous subsection on PWM generation, a feedback system for controlling the buck
converters was not implemented in simulation, and the buck converter MOSFETs were
instead controlled using a PWM signal. Several graphs were generated to demonstrate the
performance of the buck converter in simulation. Figure 3.9 on the following page shows
the PWM source successfully stepping through a range of duty cycles from 1% to 99% over
1.58sec. Below that, 3.10 shows a zoomed in graph of the buck converter output, allowing
the transient response during a transition of duty cycle to be seen.
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Figure 3.9: Buck converter simulation with stepped duty cycle showing output voltage (red,
left axis), and duty cycle percentage (blue, right axis). Simulated using 30V source, 100Ω
load, no filter
Figure 3.10: Buck converter simulation with stepped duty cycle showing a zoomed in view of
the output voltage transient response during a duty cycle transition around 50%. Simulated
using 30V source, 100Ω load, no filter
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A hypothetical-efficiency analysis was performed using one buck converter connected directly
to an ideal 30V source, and a 100Ω load resistance. Figure 3.11 shows the resulting efficiency(
POUT AV ERAGE
PIN AV ERAGE
)
plotted over the duty cycle percentage.
Figure 3.11: Buck converter simulation with stepped duty cycle showing Efficiency (Pout/Pin
plotted over the duty cycle percentage. Simulated using 30V source, 100Ω load, no filter
Filter Network
Simulation of the filters was an integral part of the filter design process. The implementation
of the filters in simulation uses the calculated inductances and capacitances combined with
their respective equivalent series resistances. The first two stages of the filter are identical,
and thus implemented using a subcircuit within the overall filter subcircuit. The filter
performance was evaluated in the frequency domain, as seen in the Bode plot in Figure 3.12
on the following page. Signals in the 10kHz to 40kHz range have severely distorted phases,
but that was not seen as a problem since: first, significant signals of those frequencies should
not be present intentionally or otherwise in the circuit and second, the circuit does not need
phase alignment of any sort to maintain its functionality. The filter performance was further
evaluated in simulation in the time domain by placing a filter in series between a single buck
converter and an ideal DC voltage source. A graph was generated, looking at the voltages
after each stage of the filter to show the effect of each stage on the ripple. This graph is
presented in Figure 3.13 on the next page, and is followed by Table 3.2 which explains the
details of each trace in the graph.
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Figure 3.12: Bode plot for filter network
Figure 3.13: Graph of filter performance in simulation, shown by plotting voltages at each
stage of the filter.
Table 3.2: Overview of traces in filter performance graph (Figure 3.13)
Trace Location Trace Name Color ∆V (V)
Buck Converter Input V(2) Blue 43
Second filter stage output V(XFILTER 1.2) Green 3.82
First filter stage output V(XFILTER 1.1) Red 0.495
30v DC source V(1) Black (N/A)
Buck Converter Output V(5) Yellow 0.0067
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3.3 Implementation
This section covers the final implementation of the circuits described in the Theory and
Simulation sections. It also covers changes made to circuits as a result of prototyping and
testing.
Solar Cell Emulator
The solar cell emulator circuit went through some minor changes in order to allow for more
accurate testing of circuits’ responses to changes in solar conditions (Figure 3.14).
Figure 3.14: Final Solar Cell Emulator Circuit Schematic
The addition of the extra potentiometer and switch allows for two repeatable solar condition
set-points so as to compare different algorithms’ responses to the exact same change in solar
conditions. As in Figure 3.3 on page 9, V1 repersents a standard adjustable DC power supply
and R1 represents the load of the circuit.
Section 3 | Page 20 of 49
Buck Converter
The buck converter circuit performed well in theory, but its output ripple voltage was higher
than expected in practice. Figure 3.15 is an oscilloscope screen capture demonstrating this.
Figure 3.15: Output Voltage Ripple of Base Buck Converter Circuit [Blue]
This was solved by adding a 100µF aluminum electrolytic capacitor in parallel with the
existing polymer output capacitor, as seen in Figure 3.16. The Zener diode is explained in
Section 3.3 on page 23.
Figure 3.16: Final Buck Converter Circuit Diagram
Further testing revealed that the output stayed within its 500mV required dynamic range
with the addition of the new 100µF aluminum electrolytic capacitor, C4. With this final
parts configuration, the buck converter performed as shown in Figure 3.17 on the next page
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Figure 3.17: Output Voltage Ripple of Buck Converter Circuit with 100μF Capacitor [Green]
Filter Network
The use of the flyback diode (D1) and damping resistor (R1) is necessitated by the large
total inductance (L1, L2, and L3 are all 1mH inductors) directly next to a switch. In the
absence of a flyback diode, the circuit risked damaging the switch and also caused unwanted
effects in the output voltage. The flyback diode had to switch at a similar rate to the
switching rate of the buck converter’s switch. To satisfy this design requirement, D1 was
chosen to be identical to the diode from the buck converter, (15SQ100TR). It does not have
to handle nearly as much current, but this saved design time by eliminating the need to spec
out an entirely new part. The damping resistor was chosen somewhat arbitrarily, with the
loose requirement of it being at least an order of magnitude smaller than the buck converter
transistor’s off-state resistance. The final implementation of the filter network can be seen
in Figure 3.18.
Figure 3.18: Final Filter Circuit Diagram
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The inductance and capacitance values have been rounded to the nearest available compo-
nent. The inductors are 1mH toroidal wire-wound inductors, while C1 and C2 are 100nF
capacitors and C3 is a 33nF capacitor. In the final implementation of this circuit, some
problems that had not previously occurred were observed. Instead of filtering, the circuit
seemed to amplify the switching transients to about 60Vpk-pk, which exceeded the rating
of the MOSFET driver. A similar, though less extreme behavior is shown in Figure 5.3 on
page 37. A temporary solution to this was the addition of a 40V Zener diode across the
MOSFET driver, seen in Figure 3.16 on page 21. A more permanent solution would be to
change the filter design to one that does not rely on large inductors, but there was not time
remaining in the project to implement this. For the purpose of testing the rest of the MPPT,
the filter circuit was bypassed.
Current Sense Circuit
The current sensing circuit is the only circuit that had problems manifest only after the
printed circuit board was fabricated. An oscillation in the amplifier that had not occurred
in the breadboard prototype was found on the output of the amplifier. This oscillation is
shown in Figure 3.19.
Figure 3.19: 2MHz Oscillation Between Amplifier and MCU
This was solved by adding a 10pF capacitor to the feedback network, as seen in Figure 3.20
on the following page, speeding up the amplifier’s response to the oscillation and cancelling
it. The results of this change are recorded in Figure 3.21.
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Figure 3.20: Final Current Sensor Circuit Diagram
Figure 3.21: Reduced 2MHz Oscillation Between Amplifier and MCU
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Control Circuitry
The control circuitry underwent no changes between theory and practical implementation,
its schematic is included here for completeness. There were, however, some problems with
the linear regulator. The chosen linear regulator had a dropout voltage of 2V. This meant
that the 5V supply used by the project fell within the dropout voltage of the regulator. A
temporary solution was to increase the supply voltage, but for completeness, the part was
changed to the ST Microelectronics LE33CZ-TR linear regulator, which has a maximum
dropout voltage of 0.5V and will not cause the same problems with a 5V supply. During
this replacement, the team discovered that the device footprint pin mapping they had made
in NI Multisim was backward from the one the manufacturer specified. With these changes,
the circuit supplied 3.24V.
Figure 3.22: Final Control Circuit Diagram
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Printed Circuit Board
The final circuits, excluding the solar cell emulator, were implemented on a printed circuit
board. The board was fabricated by Advanced Circuits and designed to meet their standard
specification. Full schematics used for pcb generation and rendered gerber file output can
be found in Appendix A on page A-1 and Appendix C on page A-7 respectively. The only
problem with the final implementation of the printed circuit board was the oscillation in the
current sense circuit, the solution to which is covered in Section 3.3 on page 23. Figure 3.23
shows a picture of the final implementation of the Maximum Power Point Tracker on its
printed circuit board.
Figure 3.23: PCB Implementation of Final Circuit
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4 Software Design
The software for the MPPT tracker was designed to control the two buck converters on
the test platform. It had to support multiple Maximum Power Point Tracking algorithms,
while handling data collection as well as control of the second buck converter. To meet
these requirements, functionality was implemented in separate functional blocks to reduce
dependencies between the two. This design allows a future user to easily implement and test
additional MPPT algorithms.
4.1 Theory
Three Maximum Power Point Tracking algorithms were investigated in this project: Sweep,
Perturb and Observe, and a Beta algorithm. Each of these algorithms have trade-offs in
terms of efficiency and implementation complexity that warrant investigation.
The Sweep Algorithm is a simple algorithm for finding the maximum power point of a
solar panel. The primary function of this algorithm is the sweep, where the duty cycle
of a buck converter is incremented (”swept”) from 0% to 100%. At each increment, the
power is compared to the previous highest power, and if it has increased then the duty
cycle is saved and the maximum power updated. When the sweep is complete, the duty
cycle corresponding to the maximum power point for the conditions is known. After a set
period of time, another sweep is performed to account for changing conditions. As changing
conditions between sweeps can affect the amount of power delivered to the load, the time
between sweeps will have an effect on the overall efficiency of this algorithm.
The Perturb and Observe Algorithm (Hill Climb Algorithm) is another simple algorithm
that finds and tracks the maximum power point. This algorithm generally starts at a given
duty cycle and then proceeds by increasing the duty cycle. After each adjustment it compares
the power to the power from the previous adjustment, if the power has increased then it
continues adjusting the duty cycle in the same direction. If the power decreases from one
point to the next it will change direction. This algorithm continues to adjust the duty cycle
in the direction of higher power, effectively ”climbing the hill” of the solar panel’s power
vs. voltage curve. Once the maximum power point is reached, the algorithm will oscillate
back and forth over it, which somewhat reduces the efficiency. In comparison to the Sweep
algorithm, Perturb and Observe continuously tracks the maximum power point, increasing
the overall efficiency.
The Beta Algorithm is a more complex algorithm that uses an intermediate variable β to
help in calculating the new duty cycle. The algorithm requires 4 constants to be determined
before the algorithm can run effectively. Two of these constants, βmin and βmax are calculated
empirically and differ between solar panels. These values represent the β value of the solar
panel at extreme temperature and luminance conditions. A third constant βg is also chosen
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to represent the ideal maximum power point and is used when finding error in this algorithm.
βg is often chosen as the midpoint between βmin and βmax as this should be close to the actual
maximum power point.
Each cycle of this algorithm starts by calculating the value β with the following equation:
β = ln(
Ipv
Vpv
)− c ∗ Vpv (4.1)
Where c is a solar panel specific constant defined by:
c =
q
(NS ∗ A ∗K ∗ T ) (4.2)
Where q is the charge of an electron, Ns is the number of solar cells in the solar panel, A is
the quality factor of the junction, K is the Boltzmann constant, and T is the temperature of
the panel which is usually taken as 25◦C. If the calculated β value is within the range βmin
to βmax the algorithm switches to another method to find the actual maximum power point.
The previously discussed Perturb and Observe algorithm is commonly used in applications
of this algorithm. If the current value is outside of this range then the algorithm continues
by calculating the change in duty cycle based on the error in the current value from the ideal
β value as seen in:
∆D = N ∗ (βa − βg) (4.3)
N is a multiplier of the error in the algorithm and must be tuned to obtain the desired
response. The duty cycle is then updated based on this value and the algorithm repeats.
Some work has been done in altering the algorithm to automatically calculate the propor-
tional constant N. This auto-tuning algorithm calculates a new value N whenever the value
moves out of the range βmin to βmax. N is calculated from the Maximum duty cycle, the
previous and current values of β with the following algorithm:
N =
∆Dmax
(βa(k)− βg) (4.4)
While this adds complexity to the overall algorithm, this modification removes a step in the
tuning process and improves overall efficiency of this algorithm.
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4.2 Simulation
Before implementing the algorithms discussed above, it was important to simulate the be-
havior using sample data. The simulation would accept samples of the voltage and current
from a solar panel and would then emulate the performance of an algorithm for a set period
of time with the given data. As this simulation requires data captured from a solar panel
it’s overall utility is limited to analyzing the sweep algorithm. The simulation was made in
MATLAB and the script is available in Appendix G.
Figure 4.1: Simulation of Sweep Algorithm Finding Maximum Power Point
Analysis of the other algorithms mentioned requires the simulation of changing solar condi-
tions, and a fundamentally different approach to building the simulation. As the physical
implementation of the perturb and observe algorithm was functional at this time, continua-
tion of the simulation was deemed outside of the scope of the project and was not pursued
further. The simulation was limited to the Sweep algorithm which simply requires data from
a sweep of the IV curve of the solar panel, as seen in Figure 4.1.
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4.3 Implementation
The control algorithms discussed above must be implemented on the Texas Instruments
MSP430 microcontroller selected for use. More information about this microcontroller and
the control circuitry that goes with it can be found in Section 3.1 on page 12 and Section 3.3
on page 25. This microcontroller has a number of features that make it useful for this
application, including a large amount of configurability of its various peripherals. Each of
these peripherals has multiple options that must all be carefully chosen to work together
correctly. The software must configure each of the required peripherals as well as implement
data collection, and control algorithms for the two separate buck converters.
The internal clock is the first thing to be configured on the MSP430. It has been configured
to run at the maximum clock speed of 16MHz and is used to provide timing signals to most
of the peripherals including Timer 1. Timer 1 generates the PWM signal used to control
the two buck converters. The timer is controlled by 3 registers, TA1CCR0, TA1CCR1, and
TA1CCR2. TA1CCR1 and TA1CCR2 are configured to disable two GPIO pins, and are
used to control the duty cycle of the PWM signal. TA1CCR0 is used to enable both GPIO
pins and determines the overall clock speed of the PWM signal. The required value for
the TA1CCR0 register can be calculated based on the desired PWM frequency and clock
frequency using
Rval =
Fclk
Fpwm
=
16MHz
50kHz
= 320 (4.5)
This also determines the precision of the duty cycle used in the buck converter control
algorithms. The duty cycle is then controlled by setting one of the other registers to a value
between 0 and 320. These registers will maintain their value, meaning that the PWM signal
will stay at the same duty cycle until it is updated without requiring any input from the
processor.
An auxiliary clock signal generated by a very low frequency oscillator is configured to run
at 12kHz. Timer 0 uses this clock signal to provide timing for data collection. This timer is
configured to generate an interrupt when the timer counts to 3, which results in an interrupt
occurring at a rate of 4kHz.
The MSP430 has a number of General Purpose Input/Output (GPIO) pins that are used to
interface with the various sensors and outputs on the solar maximum power point tracker.
These GPIO pins must be configured correctly before being used. This configuration includes
setting the two pins used for PWM, P2.1 and P2.4, to output, and configuring them for their
primary function, which in this case is Timer outputs. Appendix H.2 on page A-46 contains
information about MSP430 pin functions. Two pins are connected to push buttons for testing
purposes and must be configured as inputs with their corresponding pull-up resistors turned
on. Finally, Texas Instruments recommends that any unused GPIO pins are configured as
Outputs set to off to reduce stray power consumption. [14]
The 10-bit Analog to Digital Converter (ADC) is configured to measure VMPPT, IMPPT, and
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VOUT. The ADC uses VCC and VSS for the reference voltage as this allows for a large dynamic
range, and the extra precision of using a different voltage reference is not necessary. Each of
the input pins, A0, A4, and A5 are configured as analog inputs, which configures them for
usage with the internal ADC. The ADC clock is configured to operate at MCLK divided by
4, for a 4MHz clock signal. The sample & hold time is configured to be 64x this clock signal
to ensure that the readings of the high impedance voltage signals would be accurate. These
options provide a Sample and Hold time of 16µ sec, which meets the minimum sample time
as shown below.
tSample > (Rs + 2kΩ) ∗ 7.625 ∗ 27pF (4.6)
Where Rs is given by R1‖R2, as below:
Rs =
750kΩ ∗ 75kΩ
750kΩ + 75kΩ
= 68.18kΩ
This gives:
tSample > (68.18kΩ + 2kΩ) ∗ 7.625 ∗ 27pF
tSample > 14.4µ sec
Data collection is an integral part of the software for the MSP430 as each of the control
algorithms requires information about the status of the buck converters. Three different
measurements are taken with the 10-bit ADC, the voltage after the power conditioning buck
converter (VOUT), the voltage (VMPPT) and current (IMPPT) after the MPPT buck converter.
These three measurements are taken sequentially, starting with VOUT, then VMPPT, and
finally IMPPT. The measurement process is started by the Timer0 Interrupt Service Routine
(ISR) which runs at approximately 4kHz. The Timer 0 ISR configures the ADC to measure
VOUT and then starts a capture. When the ADC has finished capturing this value the ADC
ISR is called to store the measurements. The ADC ISR is also responsible for starting
collection of the next piece of data, as well as enabling the control algorithms for the output
buck converter and the MPPT buck converter as necessary. To alleviate any adverse effects
caused by noise in the measurements, the software calculates the average over 8 samples for
each measurement. The control algorithms are called only after 8 measurements have been
taken, which reduces the processing required while maintaining a reasonable control speed.
The power conditioning buck converter is designed to maintain a stable output voltage
even as the MPPT voltage varies. As the load on the MPPT may be sensitive to extreme
fluctuations in voltage it is important that the control algorithm be able to quickly respond
to any fluctuations in output voltage. To achieve this goal, a Proportional-Integral (PI) loop
was implemented. This control loop can be tuned to provide a very quick response to large
transients without oscillation during steady state operation. As the MSP430 microcontroller
does not have a Floating Point Unit (FPU) it was important that this implementation
work with integer values. This algorithm must ensure that the integral component does not
overflow. The algorithm uses the last 16 bits of a 32 bit integrator to improve dynamic range
while also allowing small amounts of error to accumulate and eventually be corrected. For
the purposes of this project the PI parameters were chosen experimentally as it was deemed
unnecessary to perform a full mathematical analysis of the system response.
Section 4 | Page 31 of 49
The main focus of the software is to support the usage and testing of multiple maximum
power point tracking algorithms. Support for multiple MPPT algorithms can be compiled
into the software and loaded on the MSP430. The algorithm being used can then be changed
using an auxiliary button. This makes it easy to demonstrate the functionality of multiple
algorithms and compare their performance. For many of these algorithms there are two
variables that affect the efficiency, step size and algorithm speed. The algorithm speed is
mainly limited by the transient response of the buck converter, as there must be enough
time for the circuit to settle before taking new measurements. The step size depends on the
algorithm being used and must be chosen to balance speed and precision.
The sweep algorithm was the first algorithm to be implemented due to its simplicity. This
algorithm starts at a 20% duty cycle and sweeps to 100% before setting the maximum power
duty cycle. A starting point of 20% was chosen to improve the efficiency of the algorithm
by reducing the time spent sweeping. The duty cycle is controlled by setting the TA1CCR1
register to a value between 0 and 320 as discussed in Section 4.1. As the amount of time
necessary to perform a sweep is directly correlated with the step size used and the amount
of time at each step it is important to choose appropriate values for both of these variables.
The step size is limited to 0.3125% due to the configuration of the timer, as well as the need
for a fast sweep. It was determined that a step size of 2 increments, or 0.625% would provide
appropriate balance between accuracy and speed. The time it takes to complete a sweep can
be calculated using the following equation:
T =
(
DE −DS
Dstep
)(
1
Fs
)
(4.7)
Where De is the ending duty cycle, Ds is the starting duty cycle, Dstep is the duty cycle step
size, and Fs is the algorithm frequency. Sweeping from 20% to 100% using a step size of
0.625% duty cycle and a frequency of 25Hz as used in testing, the sweep would take 5.12
seconds to complete. As Dstep is already quite low, the best way to improve the sweep time
is to increase the algorithm frequency Fs. As it is currently quite low at 25Hz, this can be
increased dramatically while maintaining accuracy.
The perturb and observe algorithm was the second algorithm implemented. The implemen-
tation for this algorithm is straightforward and follows the theory described previously. In
this implementation the duty cycle is initialized at 25% as it reduces the time it takes to
reach the maximum power point by skipping the low efficiency region of the buck converter.
To reduce the effects of noise in the measurements the duty cycle is only adjusted if the
current power varies by a predetermined threshold. The algorithm then adjusts the duty
cycle with a preset step size based on the change in power from the previous step. If the
power was increased by the previous adjustment then the next adjustment continues in the
same direction, otherwise the direction is changed.
The Beta algorithm was the third algorithm to be implemented. As discussed in the theory
section, this algorithm finds an intermediate variable β from the current and voltage of the
MPPT buck converter. If the β value is outside of the range βmin to βmax then the algorithm
continues calculate a new step size N, before calculating the new duty cycle. If the β value is
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inside the range then the perturb and observe algorithm is used to find the maximum power
point for the given conditions. This algorithm has a number of constants that must be
determined empirically, βmin, βmax and βg Each of these values must be found for a specific
solar panel.
The Beta algorithm is more efficient than the previous two algorithms, with the trade-
off that it requires more processing power. The algorithm requires the usage of floating
point math operations that require advanced features on a microcontroller. Unfortunately
the microcontroller that we have chosen for this project does not have a Floating Point
Unit (FPU) or a hardware multiplier. This means that the C code compiler must convert
these operations to assembly instructions that the MSP430 can perform. Implementing
these instructions in assembly requires a significant number of operations which requires far
more processing time than if they were implemented in hardware. This reality prevented
the full implementation and testing of the Beta algorithm for this report. Due to the large
number of options in the MSP430 line, a different microcontroller with an FPU and hardware
multiplication support could be used with little modification to the software, but a fairly
large hardware change would be required. Due to time constraints, the Beta algorithm did
not undergo testing.
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5 Experimental Results
This chapter discusses the results of the testing performed using the circuits built for this
project. This includes the performance of the circuits themselves, the performance of software
algorithms relative to each other, and the combined performance of both hardware and
software.
5.1 Circuit Performance
This section covers the performance of the hardware platform without taking into account
any effect software might have on the system. Hardware testing focused on reliability and
input-to-output efficiency. Other factors, including ripple voltages and thermal performance
were also considered.
Testing Criteria
The Solar Cell Emulator’s tests were used to determine its ability to function as a test
fixture, rather than to prove its dynamic performance. Testing was accomplished using
a MightyWatt 70W electronic load [15] using a current-controlled linear sweep from open
circuit load to short circuit load conditions in order to gather voltage data to build the
current-voltage characteristic of the emulator circuit.
The input filter was tested by measuring the voltage at each stage of the filter. A fixed input
voltage and buck converter duty cycle were used to ensure stable conditions. The output of
the buck converter was also tested to ensure that the ripple voltage was within the design
constraints. This test was performed with a constant input voltage of 10V, duty cycle of
80% and a load of 8Ω.
The real world efficiency differences are best seen by measuring the energy provided to a
static load by each algorithm. This test is performed using a fixed 8 Ω load, and the solar
cell emulator connected to a fixed voltage power supply.
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Solar Cell Emulator
The solar cell emulator circuit designed for this project was crucial to the accurate testing
of the MPPT tracking performance. This made it important to verify the behavior of
the solar cell emulator. The current and voltage was collected at regular intervals using
the MightyWatt software while varying the load. Data was collected for each of the two
characteristic settings of the Solar Cell Emulator test circuit to show that it produced unique
I-V characteristics. The current and power for each setting can be seen in Figure 5.1. The
first characteristic has been configured to emulate a smaller radiance, with a maximum power
of 16.6W, whereas the second characteristic has a maximum power of 25.6W. The current
and voltage data collected during testing was then used in simulations of the sweep algorithm
discussed in Section 4.2. Using this data allows for a more accurate simulation result.
Figure 5.1: Solar Cell Emulator I-V and P-V Characteristics
The solar cell emulator relied on an IRF5920 P-channel MOSFET. This transistor got hot
enough during initial testing to warrant the installation of a heat sink and fan. Due to lack
of available testing equipment1, the exact thermal performance of the device is unknown,
but with the heat sink and fan it stayed at approximately 25◦C for even extended run times.
MPPT Performance
Before the team was able to test the software control algorithms, the functionality and
efficiency of the Maximum Power Point Tracking hardware had to be evaluated. Each func-
tional block of the hardware was tested to verify that it functioned correctly and meet the
performance criteria.
1Unfortunately this data is qualitative, as it was taken with a human finger rather than a thermometer.
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The filter was shown to operate as expected during breadboard testing by reducing the
voltage ripple present at each stage of the filter. The results of this test can be seen in
Figure 5.2. The ripple directly from the buck converter is seen on Channel 3, the input after
going through stage 3 is shown on Channel 2, and the solar panel input is shown on Channel
4. The ripple voltage at the solar cell emulator is 304mV, having been reduced from a ripple
voltage of 5.96V. The resulting ripple voltage meets the requirement to provide a stable load
to the solar panel.
Figure 5.2: Breadboard Filter Test Results
Unfortunately, the results obtained during breadboard testing were not indicative of the
performance of the final filter. Instead of reducing the amplitude of the voltage ripple, the
filter seemed to amplify it, to the point of exceeding the rating of the MOSFET driver and
burning out the chip. This behavior was only observed in the PCB version of the circuit,
indicating that the breadboard filter was somehow different electrically. This is discussed
in more depth in Section 3.3 on page 23. The test results are shown in Figure 5.3 on the
following page, where Chanel 1 is the input to the filter and the channels progress sequentially
between filter stages to Channel 4 which measured the source pin of the MOSFET of the
buck converter.
The output ripple from the buck converter was tested to ensure that it fell within the desired
operating conditions from Section 3.1 on page 9. The ripple voltage from the output can be
seen on Channel 4 in Figure 5.4 on the following page. The ripple voltage was found to be
140mV which is below the desired ripple voltage of 500mV.
Section 5 | Page 36 of 49
Figure 5.3: PCB Filter Test Results
Figure 5.4: Buck Converter Output Voltage Ripple
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The output power versus the input power, or efficiency, of the buck converter was measured
at different duty cycles. The efficiency was tested for duty cycles between 20% and 80% at
20% intervals shown in Figure 5.5. The efficiency was found to range from 32% to a high of
79% efficiency at an 80% duty cycle. The relative efficiency of different software algorithms
was the focus of this project, so the relatively low efficiency of the buck converter was not
considered an issue.
Figure 5.5: Buck Converter Efficiency
The main source of energy loss in the maximum power point tracker was the DMT6009
MOSFET switch. This transistor got hot enough during initial testing to warrant the in-
stallation of a heat sink and fan, though not quite as hot as the transistor in the solar cell
emulator2. Even with the installation of the heatsink and fan the transistor tended to heat
up after extended run times, but only to an estimated 40◦C, or slightly higher than human
body temperature.
2Unfortunately this data is qualitative, as it was taken with a human finger rather than a thermometer.
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5.2 Relative Software Performance
This section discusses the performance of software algorithms relative to each other, without
taking into account any effects of the hardware platform. The algorithms are compared based
on their initial time to reach the maximum power point, and their step response. By using
the same hardware platform to test multiple maximum power point tracking algorithms it is
possible to compare the efficiencies of each algorithm. Such a comparison should eliminate
any differences caused by the underlying hardware and allow for a direct comparison of
MPPT algorithms.
Sweep Algorithm
The time it takes for the sweep algorithm to first reach the maximum power point is depen-
dent upon the step size and the frequency it adjusts at. As these parameters are hardcoded
this time can be calculated before hand to ensure that it is appropriate. Given an update
frequency of 50Hz and a step size of 0.625%, it should take 3.2 seconds to complete the sweep
and settle on the maximum power point. The initial sweep performed in a test run can be
seen in Figure 5.6. Cursors on the oscilloscope show that the sweep took approximately
3.16 seconds, the difference with the calculated time can be accounted for by inaccuracies in
cursor placement.
Figure 5.6: The Sweep Algorithm Testing the Power Between 25% and 100% Duty Cycle
The relative power is shown in red and is graphed using the multiplication functionality of
the scope based on readings from the current and voltage inputs to the MSP430. As these
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inputs are not scaled, and the current measurement is not zero when zero current is passing
the power value is only useful for relative comparisons. Channel 4 gives an indication of the
duty cycle, as it is driven high at 5% increments in the duty cycle. It can be seen in this
figure that the power starts to decline as the duty cycle approaches 100%, and then increases
to the maximum as the algorithm finishes the sweep.
The sweep algorithm relies upon short periods to perform a complete sweep of the duty cycle
before settling on the maximum power point. During these periods the output power will
decrease to zero and slowly increase to the maximum. The desire for infrequent sweeps is
offset by changing solar conditions which will affect the maximum power point. It is thus
important to balance the frequency of sweeps with the rate of change in luminance. The
frequency of sweeps would need to tuned for the specific solar conditions experienced. For
testing purposes a small sweep interval of approximately 5 seconds was used to allow for
data collection.
Figure 5.7: The Sweep Algorithm Reacting to Changing Solar Conditions
Figure 5.7 shows the initial sweep, along with a second sweep performed after the solar
conditions have changed. Channel 1 represents the solar cell emulator characteristic being
used. A low signal represents the first characteristic, and a high signal represents the second
characteristic. As in Figure 5.6, Channel 4 represents the duty cycle during a sweep, and
the relative power is again shown in red. The sweep algorithm will generally perform better
in the real world than indicated in this test. This is due to the relatively slow change in
luminance under the sun. As actual solar conditions change slowly, the chosen power point
will drift only slightly from the actual maximum power point.
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Perturb and Observe
The perturb and observe algorithm attempts to reach the maximum power point by con-
tinuously adjusting the duty cycle and evaluating the change in power. By always moving
in the direction of power increase this algorithm should eventually settle on the maximum
power point. This algorithm will never actually stop on the maximum power point, instead
it will oscillate around it. To reduce the size of these oscillations and improve the overall
efficiency a small step size is desired. At the same time, a large step size is desired to reduce
the time to reach the MPP. A balance between these two desires must be found to maximize
the efficiency of this algorithm. In testing a step size of 0.625% was used.
The time it takes for the algorithm to first reach the MPP is measured in the same manner
used for the sweep algorithm. That is, the duty cycle starts at 25%, with the circuit connected
to the solar cell emulator, and a static load. The relative output power is displayed along
with a secondary indicator in Figure 5.8. The secondary indicator shows the direction that
the algorithm is moving in, with a low signal representing a decreasing duty cycle, while
a high signal represents increasing duty cycle. This algorithm took 1.38 seconds to first
reach the maximum power point. When the maximum power point is reached the direction
indicator will rapidly switch back and forth, or in this case from low to high.
Figure 5.8: The Perturb and Observe Algorithm Immediately Following System Reset
Perturb and Observe is constantly moving about the maximum power point after first reach-
ing it; this behavior should allow it to rapidly follow changing solar conditions. It should
also be able to handle a sudden change in solar conditions, taking a small number of cycles
to settle on the new MPP. The algorithm’s response to a sudden change in solar conditions
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is shown in Figure 5.9. It can be seen that the duty cycle decreases for a short period of
time before it begins to increase. This behavior is expected in simple implementations of
the Pertub and Observe algorithm as the power starts to increase when the duty cycle was
moving downwards. This behavior can be corrected in software resulting in even further
increases in performance, but was not implemented for this test. Eventually the duty cycle
starts to increase, and rapidly increases the power delivered to the load until it reaches the
maximum power. The algorithm reaches the new MPP in 1.3 seconds and quickly settles
into a small oscillation as before.
Figure 5.9: The Perturb and Observe Algorithm Reacting to Changing Solar Conditions
5.3 Combined Performance
This section reports the combined performance of all algorithms implemented on the hard-
ware platform, final combined efficiencies under various tests and other considerations from
systems integration that were not discussed in the relative performance sections. The effi-
ciency of each algorithm relies upon its ability to quickly reach the maximum power point
when conditions change. It was important to be able to respond to both small and large
changes in solar conditions as they change gradually throughout the day, but can also expe-
rience sudden transitions.
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Sweep Algorithm
The sweep algorithm was configured to sweep at 5 second intervals and was used to track
the maximum power point for one minute. The sweep algorithm sweeps the entire I-V curve
times throughout the testing period. The power delivered to the load over the testing period
is shown in Figure 5.103. The sweep algorithm delivered 372 Joules to the load over the
testing period.
Figure 5.10: Power and Energy Delivered to Load by Sweep Algorithm
The power over time curve also provides information about the way the algorithm operates.
For the sweep algorithm, each sweep of the I-V curve is visible as a dip in the power output
highlighted in Figure 5.11.
The power drops to 0W at the beginning of the sweep, then increases to the maximum
power point, during this sweep the power being delivered to the load is clearly non-optimal.
For a sweep during the first solar characteristic, 9.5 Joules are delivered to the load, versus
a theoretical 18 Joules4 at the maximum power point. When the maximum power point
tracking is used for long periods of time, frequent sweeps can result in a significant loss of
potential energy. The efficiency of this algorithm is linked to the frequency and speed of
sweeps. This example used a large number of sweeps in a short time period to emulate the
behavior of this algorithm when tracking over a longer time period.
3The power characteristic can be seen declining to a new steady state immediately after the duty cycle
is set to the maximum power point. This phenomena is believed to be caused by using the previously
mentioned MightyWatt dynamic load as a measurement device. The device was configured in series with an
8Ω load, and configured to present no additional resistance. The dynamic nature of this device is believed
to have caused the discrepancy in power measurements.
4The final steady state power was used for all calculations to provide a more accurate representation
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Figure 5.11: One Sweep and Hold Cycle with Theoretical Power and Energy
Perturb and Observe
The Perturb and Observe algorithm is run in the same configuration as before, with a 50Hz
update frequency and a 0.625% step size. The power delivered to the load over the duration
of the test is shown in Figure 5.125. The algorithm immediately starts moving towards
the MPP and reaches the maximum power point after approximately 1.2 seconds. The
power then remains relatively constant until the solar cell emulator is switched to the other
characteristic, where the power increases slightly before the algorithm adjusts to the new
characteristic.
The algorithm then starts to adjust the duty cycle to reach the new MPP. During this
transition the load is not receiving the maximum possible power, as seen by the dip in power
before the algorithm settles upon the new maximum power point. This transition takes 5.44
seconds before reaching the new maximum power point. During this time, approximately 22
Joules of potential energy are lost while the algorithm seeks the new MPP. A total of 429
Joules are delivered to the load during the testing period.
5This testing was done in the same manner as used for the Sweep algorithm and faces the same issue
with the power measurements
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Figure 5.12: Power and Energy Delivered to Load by Perturb & Observe Algorithm
5.4 Summary of Results
Both the Solar Cell Emulator and the MPPT hardware performed adequately for their
intended purpose. The filter circuit failed to perform as expected, but because the MPPT
did not have to be connected to a physical solar panel, it could be bypassed without causing
problems. The sweep algorithm works as designed, boasting high reliability if lower efficiency
than the perturb and observe algorithm. The perturb and observe algorithm’s more dynamic
nature helps it respond faster to changes than the sweep algorithm, though it can occasionally
get stuck on local maxima.
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6 Conclusion
There are a number of topics that this project either started to investigate and had to aban-
don due to time constraints or appeared part-way through the project as relevant tangential
inquiries. This section covers opportunities to build upon the work done in this project, as
well as a summary of the major parts of the project.
6.1 Additional Work
This section covers parts of this project that were not pursued due to time constraints,
tangentially related work that was outside the project’s scope, and possible expansions upon
this project.
Beta Method
The Beta Method for maximum power point tracking differs from the other types of maxi-
mum power point tracking discussed in this project in that it is an error-calculation method.
This means it uses math to predict the location of the maximum power point from a set of
known parameters of the solar array. An implementation of the Beta Method for an MSP430
was written as part of this project, but was not tuned or tested due to time constraints.
The Beta Method relies on precisely-tuned constants stored in the microcontroller to predict
the location of the maximum power point. In order to correctly tune these constants, the
MPPT needs to undergo testing, as these constants are experimentally determined and differ
for different panels and MPPT hardware combinations. This requires an investment of time
that unfortunately was unavailable during the course of this project.
The primary concern with the implementation of the Beta Method in the MSP430 is the
reliance of the algorithm on a modulo operation. This is a floating-point division operation,
and the MSP430 has no floating-point unit. The MCU already suffers slowdowns due to
the need to handle 32-bit fixed-point numbers, multiplication and division with its 16-bit
arithmetic logic unit, thus a microcontroller upgrade may be in order for implementing the
Beta Method.
Advanced MCU Integration
This project’s circuit board does not have an integral microcontroller. Instead, the board
mounts a 20-pin DIP socket to fit an MSP430G2553 MCU. This is a low power and low per-
formance microcontroller and certain parts of the maximum power point tracking algorithms
implemented in this project could benefit from both faster clock speed and longer word size
in processors.
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Due to the advent of the Internet of Things, there is an increasing availability of high-
power low-cost microcontrollers that offer some of the performance capabilities of full-size
computers such as 32-bit words and faster clock speeds than regular microcontrollers with
only slightly increased power draw and price. These MCU’s also tend to boast features such
as native ethernet support so that they can simply and easily interface with the internet.
A possible upgrade to this project would be to replace the MSP430 with one of these more
powerful microcontrollers and to take advantage of its features. Local or wide area network
monitoring and control is one practical feature set that would be much more convenient
to implement using one of these controllers. Other features include displays and graphics,
decentralized coordination between multiple MPPTs, and intelligently determining to supply
only the power required by the load or adapting to different circuit loads.
Self-Powering Apparatus: Battery and DC Transfer Switch Integration
Another intended feature of this project that was canceled due to lack of time was the
ability of the MPPT to power its control circuitry from the solar energy it collected. Some
framework for this already exists, though the DC transfer switch the system would have to
rely on was not designed. While pursuing this goal, the addition of a battery to the system
could be useful. These changes would reduce the amount of power the system would have
to draw from the grid to power itself, theoretically making off-grid operation possible.
Solar Position Tracking Integration
This project developed a device to track the maximum power point of a photovoltaic. Many
solar energy harvesters, however, are mounted on pivoting hardware so as to be able to point
directly at the sun for the entire time it is out, increasing the harvested power. Since the
MCU used for this project has spare I/O ports, a further expansion of this project could use
those ports to control the azimuth and elevation angle of a solar panel to physically track
the sun as well as the panel’s maximum power point.
6.2 Concluding Remarks
This project investigated the efficiency of various maximum power point tracking algorithms
on a single hardware platform. Additionally, it covered the development of a low-cost hard-
ware platform with which to test these algorithms, the development of a low-cost solar cell
emulator, and the implementation of the software algorithms to be tested. The circuits and
the algorithms all worked as designed, except for the filter circuit. This project provides a
hardware and software platform for future work to build upon and attempts to leave detailed
resources for future projects to take advantage of.
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C Gerber (RS-274x) File Renders
Images of gerber files generated by Online Gerber Viewer, http://www.gerber-viewer.com/.
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Top Silkscreen Gerber File Render
Appendix C | A-8
Top Copper Gerber File Render
Appendix C | A-9
Bottom Copper Gerber File Render
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12/15/16 06:49:05 \\storage.wpi.edu\home\My_Documents\MPPT_GIT\MPPT\PSpice\FULL_CIR_SIM.CIR 
   1  FULL_CIR_SIM 
   2  ************************************************************************* 
   3  * SOLAR MAX. POWER POINT TRACKER MQP 
   4  * JOHNATHAN ADAMS, BENJAMIN BEAUREGARD, ANDREW FLYNN 
   5  * ADVISOR: PROFESSOR ALEXANDER EMANUEL 
   6  * A, B, C TERM 2016‐2017 
   7  * WORCESTER POLYTECHNIC INSTITUTE 
   8  ************************************************************************* 
   9  * DOCUMENT: FULL_CIR_SIM.CIR 
  10  * DATE CREATED: 10/12/16 
  11    
  12  ************************************************************************* 
  13  * INCLUDE: LIBRARY AND EXTERNAL FILE INCLUDES 
  14  ************************************************************************* 
  15  .LIB MPPT_MODELS.LIB 
  16  .LIB PWM_STEP_SOURCE_320.LIB 
  17  .LIB PWM_STEP_SOURCE_320_PERCENT.LIB 
  18  .LIB NOTE.LIB 
  19    
  20  ************************************************************************* 
  21  * MAIN: FOR CONNECTING PRIMARY SUBCIRCUITS TOGETHER 
  22  ************************************************************************* 
  23  ***SOLAR CELL EMULATOR*** 
  24  *XSOLAR 1 0 SOLAR_SIM 
  25    
  26  ***OPTIONAL TEST VOLTAGE IN PLACE OF SOLAR CELL EMULATOR*** 
  27  VTEST 1 0 30 
  28    
  29  ***FIRST FILTER*** 
  30  XFILTER_1 1 2 0 FILTER_1 
  31    
  32  ***MPPT BUCK CONVERTER AND STEPPED PWM DRIVER*** 
  33  *USE XV1 FOR STEPPED PWM, VPWM FOR STATIC 
  34  XMPPT_BUCK 2 3 4 5 0 MPPT_BUCK 
  35  *XV1 3 4 PWM 
  36  VPWM 3 4 PULSE(0 3.3 0 1n 1n 0.015m 0.02m) 
  37  CPWM1 3 0 10n 
  38    
  39  ***VOLTAGE REPRESENTING PERCENT DUTY CYCLE OF PWM SOURCE*** 
  40  XVPERCENT 100 0 PERCENT 
  41    
  42  ***OPTIONAL TEST LOAD FOR MPPT BUCK CONVERTER*** 
  43  *RMPPT 5 0 50 
  44    
  45  ***SECOND FILTER*** 
  46  XFILTER_2 5 6 0 FILTER_2 
  47    
  48  ***VOLTAGE REGULATOR BUCK CONVERTER AND STATIC PWM DRIVER*** 
  49  XOUT_BUCK 6 7 8 9 0 OUT_BUCK 
  50  VPWM2 7 8 PULSE(0 3.3 0 1n 1n 0.015m 0.02m) 
  51  CPWM2 7 0 10n 
  52    
  53  ***TEST LOAD FOR VOLTAGE REGULATOR BUCK CONVERTER*** 
  54  RLOAD 9 0 10 
  55    
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  56  ************************************************************************* 
  57  * SOLAR CELL EMULATOR 
  58  * OUTPUT NODE TO BE CONNECTED TO FIRST FILTER INPUT 
  59  * GND TO BE CONNECTED TO NODE 0 
  60  * R1 AND R2 MAKE UP 25% 10K POT TO IRF9520 GATE 
  61  ************************************************************************* 
  62  .SUBCKT SOLAR_SIM P_OUT GND 
  63      VSOLAR 1 GND 30 
  64      D1 1 2 D1N4004 
  65      R1 2 3 7.5K 
  66      R2 3 4 2.5K 
  67      R3 4 GND 10K 
  68      XQ1 P_OUT 3 2 IRF9520 
  69  .ENDS SOLAR_SIM 
  70    
  71  ************************************************************************* 
  72  * FILTER 1 
  73  * INPUT NODE TO BE CONNECTED TO SOLAR CELL EMULATIOR OUTPUT 
  74  * OUTPUT NODE TO BE CONNECTED TO VREG BUCK CONVERTER INPUT 
  75  ************************************************************************* 
  76  .SUBCKT FILTER_1 P_IN P_OUT GND 
  77      XFLTR1 P_IN 1 GND FLTR_STAGE 
  78      XFLTR2 1 2 GND FLTR_STAGE 
  79      L_FINAL 2 3 1m 
  80      RL_FINAL 3 P_OUT 10m 
  81      C_FINAL 4 GND 33n 
  82      RC_FINAL P_OUT 4 8m 
  83      D_FREE 5 P_IN MBR1060 
  84      RD P_OUT 5 100 
  85  .ENDS FILTER_1 
  86    
  87  .SUBCKT FLTR_STAGE 1 2 3 
  88      * External node designations: 
  89      * Node 1 ‐> stage input 
  90      * Node 2 ‐> stage output 
  91      * Node 3 ‐> ground 
  92      L1 1 4 1m 
  93      RL1 4 2 10m 
  94      C1 5 3 100n 
  95      RC1 5 2 8m 
  96  .ENDS FLTR_STAGE 
  97    
  98  ************************************************************************* 
  99  * MPPT BUCK CONVERTER 
 100  * INPUT NODE TO BE CONNECTED TO FILTER 1 OUTPUT 
 101  * PWM SOURCE IN MAIN GETS CONNECTED BETWEEN SIG_IN AND P_REF 
 102  * OUTPUT NODE TO BE CONNECTED TO FILTER 2 
 103  ************************************************************************* 
 104  .SUBCKT MPPT_BUCK P_IN SIG_IN P_REF P_OUT GND 
 105      XQ2 P_IN SIG_IN P_REF DMT6009LCT 
 106      D2 GND P_REF MBR1060 
 107      L1 P_REF 1 1m 
 108      RL1 1 P_OUT 137m 
 109      C1 2 GND 15u 
 110      RC1 P_OUT 2 8m 
 111      C2 3 GND 100u 
 112      RC2 P_OUT 3 74m  
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 113  .ENDS MPPT_BUCK 
 114    
 115  ************************************************************************* 
 116  * FILTER 2 
 117  * INPUT NODE TO BE CONNECTED TO MPPT BUCK CONVERTER OUTPUT 
 118  * OUTPUT NODE TO BE CONNECTED TO OUTPUT BUCK CONVERTER INPUT 
 119  * NOTE: USES "FLTR_STAGE" SUBCIRCUIT FROM FILTER 1 
 120  ************************************************************************* 
 121  .SUBCKT FILTER_2 P_IN P_OUT GND 
 122      XFLTR1 P_IN 1 GND FLTR_STAGE 
 123      XFLTR2 1 2 GND FLTR_STAGE 
 124      L_FINAL 2 3 1m 
 125      RL_FINAL 3 P_OUT 10m 
 126      C_FINAL 4 GND 33n 
 127      RC_FINAL P_OUT 4 8m 
 128      D_FREE 5 P_IN MBR1060 
 129      RD P_OUT 5 100 
 130  .ENDS FILTER_2 
 131    
 132  ************************************************************************* 
 133  * OUT BUCK CONVERTER 
 134  * P_IN AND GND NODES TO BE CONNECTED TO FILTER_2 OUTPUT 
 135  * SIG_IN NODE TO BE CONNECTED TO PULSE VOLTAGE SOURCE IN MAIN FOR PWM 
 136  * OUTPUT NODES TO BE CONNECTED TO LOAD (IN MAIN) 
 137  * NOTE: USES DMT6009LCT SUBCIRCUIT FROM MPPT_BUCK 
 138  ************************************************************************* 
 139  .SUBCKT OUT_BUCK P_IN SIG_IN P_REF P_OUT GND 
 140      XQ3 P_IN SIG_IN P_REF DMT6009LCT 
 141      D3 GND P_REF MBR1060 
 142      L1 P_REF 1 1m 
 143      RL1 1 P_OUT 137m 
 144      C1 2 GND 15u 
 145      RC1 P_OUT 2 8m 
 146      C2 3 GND 100u 
 147      RC2 P_OUT 3 74m 
 148  .ENDS OUT_BUCK 
 149    
 150  ************************************************************************* 
 151  * SIMULATION CONFIGURATION 
 152  ************************************************************************* 
 153  .PROBE 
 154  .TRAN 1580m 1580m 0u 1u UIC 
 155  .END  
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  1  ************************************************************************* 
  2  * SOLAR MAX. POWER POINT TRACKER MQP 
  3  * JOHNATHAN ADAMS, BENJAMIN BEAUREGARD, ANDREW FLYNN 
  4  * ADVISOR: PROFESSOR ALEXANDER EMANUEL 
  5  * A, B, C TERM 2016‐2017 
  6  * WORCESTER POLYTECHNIC INSTITUTE 
  7  ************************************************************************* 
  8  * DOCUMENT: MPPT_MODELS.LIB 
  9  * DATE CREATED: 11/4/16 
 10    
 11  * MODEL BY SYMMETRY DESIGN SYSTEMS 
 12  .MODEL D1N4004 D 
 13      +IS=5.31656e‐08 RS=0.0392384 N=2 EG=0.6 
 14      +XTI=0.05 BV=400 IBV=5e‐08 CJO=1e‐11 
 15      +VJ=0.7 M=0.5 FC=0.5 TT=1e‐09 
 16      +KF=0 AF=1 
 17    
 18  * MODEL BY SYMMETRY DESIGN SYSTEMS 
 19  .MODEL MBR1060 D 
 20      +IS=0.000132385 RS=0.0122186 N=2 EG=0.828762 
 21      +XTI=3.80757 BV=60 IBV=0.0001 CJO=1e‐11 
 22      +VJ=0.7 M=0.5 FC=0.5 TT=0 
 23      +KF=0 AF=1 
 24    
 25  .SUBCKT IRF9520 1 2 3 
 26      *MODEL BY SYMMETRY DESIGN SYSTEMS 
 27      * External Node Designations 
 28      * Node 1 ‐> Drain 
 29      * Node 2 ‐> Gate 
 30      * Node 3 ‐> Source 
 31      M1 9 7 8 8 MM L=100u W=100u 
 32      * Default values used in MM: 
 33      * The voltage‐dependent capacitances are 
 34      * not included. Other default values are: 
 35      *   RS=0 RD=0 LD=0 CBD=0 CBS=0 CGBO=0 
 36      .MODEL MM PMOS LEVEL=1 IS=1e‐32 
 37      +VTO=‐3.41185 LAMBDA=0.0289226 KP=3.46967 
 38      +CGSO=3.45033e‐06 CGDO=1e‐11 
 39      RS 8 3 0.167957 
 40      D1 1 3 MD 
 41      .MODEL MD D IS=7.308e‐22 RS=0.17 N=1.29916 BV=100 
 42      +IBV=10 EG=1 XTI=1 TT=1e‐07 
 43      +CJO=4.53963e‐10 VJ=2.47692 M=0.539653 FC=0.1 
 44      RDS 3 1 1e+06 
 45      RD 9 1 0.198401 
 46      RG 2 7 11.3744 
 47      D2 5 4 MD1 
 48      * Default values used in MD1: 
 49      *   RS=0 EG=1.11 XTI=3.0 TT=0 
 50      *   BV=infinite IBV=1mA 
 51      .MODEL MD1 D IS=1e‐32 N=50 
 52      +CJO=3.45426e‐10 VJ=1.57654 M=0.730307 FC=1e‐08 
 53      D3 5 0 MD2 
 54      * Default values used in MD2: 
 55      *   EG=1.11 XTI=3.0 TT=0 CJO=0 
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  56  ************************************************************************* 
  57  * SOLAR CELL EMULATOR 
  58  * OUTPUT NODE TO BE CONNECTED TO FIRST FILTER INPUT 
  59  * GND TO BE CONNECTED TO NODE 0 
  60  * R1 AND R2 MAKE UP 25% 10K POT TO IRF9520 GATE 
  61  ************************************************************************* 
  62  .SUBCKT SOLAR_SIM P_OUT GND 
  63      VSOLAR 1 GND 30 
  64      D1 1 2 D1N4004 
  65      R1 2 3 7.5K 
  66      R2 3 4 2.5K 
  67      R3 4 GND 10K 
  68      XQ1 P_OUT 3 2 IRF9520 
  69  .ENDS SOLAR_SIM 
  70    
  71  ************************************************************************* 
  72  * FILTER 1 
  73  * INPUT NODE TO BE CONNECTED TO SOLAR CELL EMULATIOR OUTPUT 
  74  * OUTPUT NODE TO BE CONNECTED TO VREG BUCK CONVERTER INPUT 
  75  ************************************************************************* 
  76  .SUBCKT FILTER_1 P_IN P_OUT GND 
  77      XFLTR1 P_IN 1 GND FLTR_STAGE 
  78      XFLTR2 1 2 GND FLTR_STAGE 
  79      L_FINAL 2 3 1m 
  80      RL_FINAL 3 P_OUT 10m 
  81      C_FINAL 4 GND 33n 
  82      RC_FINAL P_OUT 4 8m 
  83      D_FREE 5 P_IN MBR1060 
  84      RD P_OUT 5 100 
  85  .ENDS FILTER_1 
  86    
  87  .SUBCKT FLTR_STAGE 1 2 3 
  88      * External node designations: 
  89      * Node 1 ‐> stage input 
  90      * Node 2 ‐> stage output 
  91      * Node 3 ‐> ground 
  92      L1 1 4 1m 
  93      RL1 4 2 10m 
  94      C1 5 3 100n 
  95      RC1 5 2 8m 
  96  .ENDS FLTR_STAGE 
  97    
  98  ************************************************************************* 
  99  * MPPT BUCK CONVERTER 
 100  * INPUT NODE TO BE CONNECTED TO FILTER 1 OUTPUT 
 101  * PWM SOURCE IN MAIN GETS CONNECTED BETWEEN SIG_IN AND P_REF 
 102  * OUTPUT NODE TO BE CONNECTED TO FILTER 2 
 103  ************************************************************************* 
 104  .SUBCKT MPPT_BUCK P_IN SIG_IN P_REF P_OUT GND 
 105      XQ2 P_IN SIG_IN P_REF DMT6009LCT 
 106      D2 GND P_REF MBR1060 
 107      L1 P_REF 1 1m 
 108      RL1 1 P_OUT 137m 
 109      C1 2 GND 15u 
 110      RC1 P_OUT 2 8m 
 111      C2 3 GND 100u 
 112      RC2 P_OUT 3 74m  
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12/14/16 02:17:29 \\storage.wpi.edu\home\My_Documents\MPPT_GIT\MPPT\PSpice\MPPT_MODELS.LIB 
  1  ************************************************************************* 
  2  * SOLAR MAX. POWER POINT TRACKER MQP 
  3  * JOHNATHAN ADAMS, BENJAMIN BEAUREGARD, ANDREW FLYNN 
  4  * ADVISOR: PROFESSOR ALEXANDER EMANUEL 
  5  * A, B, C TERM 2016‐2017 
  6  * WORCESTER POLYTECHNIC INSTITUTE 
  7  ************************************************************************* 
  8  * DOCUMENT: MPPT_MODELS.LIB 
  9  * DATE CREATED: 11/4/16 
 10    
 11  * MODEL BY SYMMETRY DESIGN SYSTEMS 
 12  .MODEL D1N4004 D 
 13      +IS=5.31656e‐08 RS=0.0392384 N=2 EG=0.6 
 14      +XTI=0.05 BV=400 IBV=5e‐08 CJO=1e‐11 
 15      +VJ=0.7 M=0.5 FC=0.5 TT=1e‐09 
 16      +KF=0 AF=1 
 17    
 18  * MODEL BY SYMMETRY DESIGN SYSTEMS 
 19  .MODEL MBR1060 D 
 20      +IS=0.000132385 RS=0.0122186 N=2 EG=0.828762 
 21      +XTI=3.80757 BV=60 IBV=0.0001 CJO=1e‐11 
 22      +VJ=0.7 M=0.5 FC=0.5 TT=0 
 23      +KF=0 AF=1 
 24    
 25  .SUBCKT IRF9520 1 2 3 
 26      *MODEL BY SYMMETRY DESIGN SYSTEMS 
 27      * External Node Designations 
 28      * Node 1 ‐> Drain 
 29      * Node 2 ‐> Gate 
 30      * Node 3 ‐> Source 
 31      M1 9 7 8 8 MM L=100u W=100u 
 32      * Default values used in MM: 
 33      * The voltage‐dependent capacitances are 
 34      * not included. Other default values are: 
 35      *   RS=0 RD=0 LD=0 CBD=0 CBS=0 CGBO=0 
 36      .MODEL MM PMOS LEVEL=1 IS=1e‐32 
 37      +VTO=‐3.41185 LAMBDA=0.0289226 KP=3.46967 
 38      +CGSO=3.45033e‐06 CGDO=1e‐11 
 39      RS 8 3 0.167957 
 40      D1 1 3 MD 
 41      .MODEL MD D IS=7.308e‐22 RS=0.17 N=1.29916 BV=100 
 42      +IBV=10 EG=1 XTI=1 TT=1e‐07 
 43      +CJO=4.53963e‐10 VJ=2.47692 M=0.539653 FC=0.1 
 44      RDS 3 1 1e+06 
 45      RD 9 1 0.198401 
 46      RG 2 7 11.3744 
 47      D2 5 4 MD1 
 48      * Default values used in MD1: 
 49      *   RS=0 EG=1.11 XTI=3.0 TT=0 
 50      *   BV=infinite IBV=1mA 
 51      .MODEL MD1 D IS=1e‐32 N=50 
 52      +CJO=3.45426e‐10 VJ=1.57654 M=0.730307 FC=1e‐08 
 53      D3 5 0 MD2 
 54      * Default values used in MD2: 
 55      *   EG=1.11 XTI=3.0 TT=0 CJO=0 
PWM Source Script: MPPT PWM LIB GENERATOR.py
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 59      while (telap2‐telap1 < tstep): 
 60          print(string.format(telap2,vhigh,telap2+DT‐ttrans,vhigh), file=f) 
 61          print(string.format(telap2+DT,vlow,telap2+period‐ttrans,vlow),
file=f) 
 62          telap2 += period 
 63      pcurrent += pstep 
 64      DT = (pcurrent/100)*period 
 65      telap1=telap2 
 66    
 67  #finalize and close up pwm lib file 
 68  print(")", file=f) 
 69  print(".ENDS PWM", file=f) 
 70  f.close() 
 71    
 72  #finalize and close up pwm percent file 
 73  print(")", file=f2) 
 74  print(".ENDS PERCENT", file=f2) 
 75  f2.close() 
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F C Source Code
1 /******************************************************************************
2 * Maximum Power Point Tracker (MPPT)
3 *
4 * This code implements multiple algorithms for finding and tracking the
5 * maximum power point of a solar panel.
6 *
7 * This project is in fulfillment of the Major Qualifying Project at
8 * Worcester Polytechnic Institute.
9 *
10 * Authored by:
11 * Johnathan Adams
12 * Ben Beauregard
13 * Andrew Flynn
14 *
15 *****************************************************************************/
16 // Includes
17 #include <msp430.h>
18 #include <limits.h>
19 #include "main.h"
20 #include "sweep.h"
21 //#include "beta.h"
22 #include "perturbobserve.h"
23
24 /* Define Global Variables */
25 // Store V-OUT from ADC
26 unsigned int v_out;
27 // Store V-OUT samples
28 int v_out_samples[AVERAGE_LENGTH];
29 // Saturation-Flag for integral computation (part of PID)
30 signed char v_out_sat;
31 // Value of Vout integral computation
32 long v_out_integral;
33 // Integration "parameter" (constant, multiplies error in integral calculation)
34 const int v_out_i = 1024;
35 // Store V-MPPT average from ADC
36 unsigned int v_mppt;
37 // Store V-MPPT samples
38 int v_mppt_samples[AVERAGE_LENGTH];
39 // Store I-MPPT average from ADC
40 unsigned int i_mppt;
41 // Store I-MPPT samples
42 int i_mppt_samples[AVERAGE_LENGTH];
43
44 // Proportional Constant = 1/2^Divisor
45 const int Divisor = 3;
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46 // Counts the number of samples used for any average computation
47 unsigned int sample;
48 // Cycle counter for handling 0V input condition
49 unsigned char zero_samples;
50 // MPPT Duty Cycle - Start at 25%
51 int mppt_duty_cycle=80;
52
53 //Bitmask (see header).
54 volatile char DCTL;
55 // BITMASK of Buttons being pressed
56 volatile char BUTTONS;
57
58 // Calculated power draw from MPPT Buck Converter
59 unsigned long power;
60
61 // Define algorithm variable to choose MPPT algorithm
62 enum mppt_algorithm_type_enum algorithm = MPPT_SWEEP;
63
64 // State variable for MPPT state machine
65 enum mppt_states_enum mppt_state = MPPT_WAIT;
66 // State variable for VOUT state machine
67 enum vout_states_enum vout_state = VOUT_WAIT;
68
69 void main(void) {
70
71 // Stop watchdog timer
72 WDTCTL = WDTPW | WDTHOLD;
73 /*
74 * Configure Clocks
75 */
76 // 16MHz calibrated clock
77 DCOCTL = CALDCO_16MHZ;
78 // Set ACLK to /2
79 BCSCTL1 = (CALBC1_16MHZ);
80 // MCLK & SMCLK from DCO, both divided by 1, DCO resistor internal
81 BCSCTL2 = 0b00000000;
82 // Use VLOCLK for ACLK
83 BCSCTL3 = LFXT1S_2;
84
85 /* PIN MAP
86 * P1.0 - I - I-MPPT - A0
87 * P1.1 - I - Algorithm Reset Button
88 * P1.2 - I - Algorithm Change Button
89 * P1.3 - O - UNUSED
90 * P1.4 - I - V-OUT - A4
91 * P1.5 - I - V-MPPT - A5
92 * P1.6 - O - UNUSED
Appendix F | A-23
93 * P1.7 - O - UNUSED
94 * P2.0 - O - UNUSED
95 * P2.1 - O - Gate Driver MPPT MOSFET - TA1.1
96 * P2.2 - O - UNUSED
97 * P2.3 - O - UNUSED
98 * P2.4 - O - Gate Drive V-OUT MOSFET - TA1.2
99 * P2.5 - O - UNUSED
100 * P2.6 - O - UNUSED
101 * P2.7 - O - UNUSED
102 */
103
104 /*
105 * Configure GPIO
106 */
107 // Set P2.1 and P2.4 to output direction
108 P2DIR = (BIT1 | BIT4);
109 // Set P2.1 and P2.4 to primary function
110 P2SEL = (BIT1 | BIT4);
111 /*
112 * Configure unused pins
113 */
114 // Set unused P1 pins to output
115 P1DIR = (BIT3 | BIT6 | BIT7);
116 // Enable pull-up resistor for P1.1
117 P1REN = (BIT1 | BIT2);
118 // Setting BIT1 uses the Pull-Up resistor instead of the pull down resistor
119 P1OUT = (BIT1 | BIT2 | BIT3 | BIT7);
120 // Set unused P2 pins to output
121 P2DIR |= (BIT0 | BIT2 | BIT3 | BIT5 | BIT6 | BIT7);
122 // Set all P3 pins to output
123 P3DIR = 0xF;
124 P3OUT = 0x0;
125 P3REN = 0xF;
126
127 /*
128 * Configure ADC - Run on MCLK - 16MHz/4 = 4MHzx64 = 16uS
129 */
130 // Use Vcc and Vss, S&H Time: 64*ADC10CLKs, turn on ADC, enable interrupt
131 ADC10CTL0 = (SREF_0 | ADC10SHT_3 | ADC10ON | ADC10SR | ADC10IE);
132 // Use MCLK/4
133 ADC10CTL1 = (ADC10SSEL_2 | ADC10DIV_3);
134 // Using A0, A4, and A5
135 ADC10AE0 = (BIT0 | BIT4 | BIT5);
136 // Not using the DTC
137
138 /*
139 * Configure Timer1 - SMCLK
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140 * PWM at 50KHz with 16MHz Clock
141 * Count to 320-1
142 */
143 // Use SMCLK, /1 divider, Up mode
144 TA1CTL = (TASSEL_2 | ID_0 | MC_1);
145 // Compare 1 should reset/set TA1.1
146 TA1CCTL1 = OUTMOD_7;
147 // Compare 2 should reset/set TA1.2
148 TA1CCTL2 = OUTMOD_7;
149 // PWM frequency should be 50KHz
150 TA1CCR0 = (MAX_DUTY_CYCLE - 1);
151
152 /*
153 * Configure Timer0 - ACLK
154 */
155 // Use ACLK, /1 divider, Up mode
156 TA0CTL = (TASSEL_1 | ID_0 | MC_1 | TAIE);
157 // 12KHz clock, into 3 gives 4KHz
158 TA0CCR0 = (LOW_FQ_CLOCK);
159
160 //Global Interrupt Enable
161 _BIS_SR(GIE);
162
163 // Iterator variable because this isn’t c99 apparently
164 unsigned int i;
165
166 // Code Body
167 while (1) {
168 switch (mppt_state) {
169 case MPPT_WAIT:
170 if (DCTL & MPPT_CONTROL) {
171 // Mark that we’ve moved on
172 DCTL &= ~MPPT_CONTROL;
173 // If we have fresh data, move on to limit run speed
174 mppt_state = MPPT_LIMIT_SPEED;
175 }
176 break;
177 case MPPT_LIMIT_SPEED:
178 // Desired Frequency / (12KHz / TA0CCR0 / 8)
179 if (slow_down >= MPPT_LIMITER) {
180 slow_down = 0;
181 // Call button handler
182 button_handler();
183 // Check for low voltage
184 mppt_state = MPPT_LOW_VOLT_HANDLER;
185 } else {
186 slow_down++;
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187 mppt_state = MPPT_WAIT;
188 }
189 break;
190 case MPPT_LOW_VOLT_HANDLER:
191 if (DCTL & INPUT_VOLTAGE_PRESENT) {
192 // Calculate new data before Low Volt check
193 mppt_state = MPPT_AVERAGE;
194 } else {
195 // Handle Low Volt flag
196 mppt_state = MPPT_LOW_VOLT_DETECTED;
197 }
198 break;
199 case MPPT_LOW_VOLT_DETECTION:
200 // Check if voltage is low before proceeding
201 if (v_mppt < (V_MARGIN)) {
202 if (zero_samples >= 20) {
203 zero_samples = 0;
204 // Not detecting a voltage, lets wait for the next run
205 DCTL &= ~INPUT_VOLTAGE_PRESENT;
206 mppt_state = MPPT_WAIT;
207 break;
208 } else {
209 zero_samples++;
210 }
211 }
212 // Voltage is still good, run algorithm
213 mppt_state = MPPT_ALGORITHM;
214 break;
215 case MPPT_LOW_VOLT_DETECTED:
216 zero_samples++;
217 if (zero_samples >= 20) {
218 DCTL |= INPUT_VOLTAGE_PRESENT;
219 // Zero integrals to avoid unnecessarily integrated error
220 v_out_integral = 0;
221 zero_samples = 0;
222 // Call MPPT algorithm check for output voltage
223 mppt_state = MPPT_AVERAGE;
224 break;
225 }
226 mppt_state = MPPT_WAIT;
227 break;
228 case MPPT_AVERAGE:
229 // Get average current and voltage
230 i_mppt = v_mppt = 0;
231 for (i = AVERAGE_LENGTH; i > 0; i--) {
232 // Calculate average I-MPPT
233 i_mppt += i_mppt_samples[i - 1];
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234 // Calculate average V-MPPT
235 v_mppt += v_mppt_samples[i - 1];
236 }
237 i_mppt = i_mppt >> AVERAGE_LENGTH_BIT;
238 v_mppt = v_mppt >> AVERAGE_LENGTH_BIT;
239 // Now that we have samples, check if voltage present
240 mppt_state = MPPT_LOW_VOLT_DETECTION;
241 break;
242 case MPPT_ALGORITHM:
243 // Run MPPT algorithm (Set duty cycle - TA1CCR1)
244 call_algorithm();
245 mppt_state = MPPT_WAIT;
246 break;
247 default:
248 break;
249 }
250
251 switch (vout_state) {
252 case VOUT_WAIT:
253 // Sit until we’ve collected new data
254 if (DCTL & VOUT_CONTROL) {
255 vout_state = VOUT_LOW_VOLT_HANDLER;
256 }
257 break;
258 case VOUT_LOW_VOLT_HANDLER:
259 if (DCTL & INPUT_VOLTAGE_PRESENT) {
260 vout_state = VOUT_AVERAGE;
261 } else {
262 vout_state = VOUT_DISABLE;
263 }
264 break;
265 case VOUT_AVERAGE:
266 v_out = 0;
267 for (i = AVERAGE_LENGTH; i > 0; i--) {
268 v_out += v_out_samples[i - 1];
269 }
270 v_out = v_out >> AVERAGE_LENGTH_BIT;
271 // Call control algorithm after computing average of samples
272 vout_state = VOUT_ALGORITHM;
273 case VOUT_ALGORITHM:
274 // Run Vout Control algorithm
275 TA1CCR2 += adjust_output_duty_cycle(v_out, V_SETPOINT,
276 &v_out_sat, &v_out_integral, v_out_i, Divisor);
277 if (TA1CCR2 >= MAX_DUTY_CYCLE) {
278 TA1CCR2 = MAX_DUTY_CYCLE;
279 }
280 break;
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281 case VOUT_DISABLE:
282 TA1CCR2 = 0;
283 vout_state = VOUT_WAIT;
284 break;
285 }
286 }
287 }
288
289 /** \brief Timer A0 ISR that starts ADC measurements
290 *
291 * Function starts ADC CH2 (V-OUT) measurement when TA0 rolls over.
292 * The period is controlled by TA0CCR0
293 */
294 #pragma vector=TIMER0_A1_VECTOR
295 __interrupt void timerA0_ISR(void) {
296 if (TA0IV == 0xA) {
297 // TACCR1
298 // Read A4 / V-OUT
299 ADC10CTL0 &= ~ENC;
300 ADC10CTL1 &= 0xFFF;
301 ADC10CTL1 |= INCH_4;
302 // Start ADC conversion
303 ADC10CTL0 |= (ENC | ADC10SC);
304 periodic_timer_count++;
305 }
306 }
307
308 /** \brief ADC10 ISR stores measurement, and kicks-off next one if necessary.
309 *
310 * Function copies measurement value into the respective global variable.
311 * Kicks off V-MPPT measurement, then I-MPPT measurement. Also calls
312 * adjust_out_duty_cycle to control D-OUT.
313 */
314 #pragma vector=ADC10_VECTOR
315 __interrupt void ADC10_ISR(void) {
316 switch (ADC10CTL1 >> 12) {
317 // I-MPPT
318 case (0x0):
319 i_mppt_samples[sample] = ADC10MEM;
320 // Only update Duty cycle at 500Hz
321 // Increment sample count, roll over at 3
322 sample++;
323 if (sample == AVERAGE_LENGTH) {
324 sample = 0;
325 DCTL |= MPPT_CONTROL;
326 }
327 break;
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328 // V-MPPT
329 case (0x5):
330 v_mppt_samples[sample] = ADC10MEM;
331 // Read A0 / I-MPPT
332 ADC10CTL0 &= ~ENC;
333 ADC10CTL1 &= 0xFFF;
334 ADC10CTL1 |= INCH_0;
335 // Start ADC conversion
336 ADC10CTL0 |= (ENC | ADC10SC);
337 break;
338 // V-OUT
339 case (0x4):
340 v_out_samples[sample] = ADC10MEM;
341 // Read A5 / V-MPPT
342 ADC10CTL0 &= ~ENC;
343 ADC10CTL1 &= 0xFFF;
344 ADC10CTL1 |= INCH_5;
345 // Start ADC conversion
346 ADC10CTL0 |= (ENC | ADC10SC);
347 // Enable D-OUT algorithm at 500Hz
348 if (sample == 0) {
349 DCTL |= VOUT_CONTROL;
350 }
351 break;
352 }
353 }
354
355 /** \brief Adjusts the Duty Cycle of output buck converter
356 *
357 * Function adjusts the Duty Cycle of the output buck converter based on the
358 * measured voltage and the set-point. Uses a proportional algorithm to adjust
359 * duty cycle.
360 */
361 int adjust_output_duty_cycle(int input, int setpoint, signed char *sat,
362 long *x_integral, int Ki2, int n) {
363 int e = setpoint - input;
364 int x;
365
366 /* If there isn’t saturation, or there is,
367 * but saturation is the opposite direction from the error
368 */
369 if (! ((*sat < 0 && e < 0) || (*sat > 0 && e > 0))) {
370 *x_integral = *x_integral + (long) Ki2 * e;
371 // Keep integral within range
372 if (*x_integral > LONG_MAX) {
373 *x_integral = LONG_MAX;
374 *sat = 1;
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375 } else if (*x_integral < LONG_MIN) {
376 *x_integral = LONG_MIN;
377 *sat = -1;
378 } else {
379 *sat = 0;
380 }
381 x = (e >> n) + (int) (*x_integral >> 16);
382 }
383 return x;
384 }
385
386 /** \brief Changes the current algorithm
387 *
388 * This function cycles through the implemented algorithms.
389 */
390 void change_algorithm() {
391 switch (algorithm) {
392 case MPPT_SWEEP:
393 algorithm = MPPT_PERTURBOBSERVE;
394 break;
395 case MPPT_PERTURBOBSERVE:
396 algorithm = MPPT_SWEEP;
397 break;
398 case MPPT_BETA:
399 break;
400 default:
401 break;
402 }
403 }
404
405 /** \brief Calls algorithm reset function
406 *
407 * This function calls the chosen algorithm’s reset function
408 */
409 void reset_algorithm() {
410 switch (algorithm) {
411 case MPPT_SWEEP:
412 sweep_reset(&DCTL);
413 break;
414 case MPPT_PERTURBOBSERVE:
415 perturb_and_observe_reset();
416 break;
417 case MPPT_BETA:
418 //beta_reset(&DCTL);
419 break;
420 default:
421 break;
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422 }
423 }
424
425 /** \brief Calls algorithm function
426 *
427 * This function calls the chosen algorithm’s main function
428 */
429 void call_algorithm() {
430 switch (algorithm) {
431 case MPPT_SWEEP:
432 TA1CCR1 = sweep(&DCTL);
433 break;
434 case MPPT_PERTURBOBSERVE:
435 TA1CCR1 = perturb_and_observe(&DCTL);
436 break;
437 case MPPT_BETA:
438 // TA1CCR1 = beta(&DCTL);
439 break;
440 default:
441 break;
442 }
443 }
444
445 /** \brief Handles debouncing buttons
446 *
447 * This function handles debouncing buttons and calling the appropriate
448 * button handler
449 */
450 void button_handler() {
451 //Button handling
452 if ((P1IN & BIT1) == 0) {
453 BUTTONS |= RESET_BUTTON_PRESSED;
454 } else if (BUTTONS & RESET_BUTTON_PRESSED) {
455 // Button is no longer pressed
456 BUTTONS &= ~RESET_BUTTON_PRESSED;
457 reset_algorithm();
458 }
459 if ((P1IN & BIT2) == 0) {
460 BUTTONS |= ALGORITHM_BUTTON_PRESSED;
461 } else if (BUTTONS & ALGORITHM_BUTTON_PRESSED) {
462 // Button is no longer pressed
463 BUTTONS &= ~ALGORITHM_BUTTON_PRESSED;
464 change_algorithm();
465 }
466 }
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1 /******************************************************************************
2 * Maximum Power Point Tracker (MPPT)
3 *
4 * This file implements the sweep method of finding and staying at the MPPT.
5 *
6 * This project is in fulfillment of the Major Qualifying Project at
7 * Worcester Polytechnic Institute.
8 *
9 * Authored by:
10 * Jonathan Adams
11 * Ben Beauregard
12 * Andrew Flynn
13 *
14 *****************************************************************************/
15
16 // Includes
17 #include "main.h"
18 #include "sweep.h"
19 #include "msp430.h"
20
21
22 int sweep(volatile char *DCTL) {
23
24 if (periodic_timer_count >= SWEEP_INTERVAL) {
25 // Reset timer and sweep again
26 periodic_timer_count = 0;
27 sweep_reset(DCTL);
28 }
29 // Only need to do something if sweep is not complete
30 if (sweep_complete == 0 ) {
31 power = (long) i_mppt * v_mppt;
32 // New power > old power, save duty cycle
33 if (power > max_power) {
34 max_power_duty_cycle = mppt_duty_cycle;
35 max_power = power;
36 }
37 // We’ve reached 100% duty cycle, mark as complete,
38 // Set duty cycle to maximum power point
39 if (mppt_duty_cycle == 320) {
40 sweep_complete = 1;
41 mppt_duty_cycle = max_power_duty_cycle;
42 } else {
43 // Haven’t completed sweep yet, increment duty cycle
44 mppt_duty_cycle += SWEEPINC;
45 /* TESTING CODE */
46 if (mppt_duty_cycle % 16 == 0) {
47 // Turn on LED at P1.6 every 5% duty cycle
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48 P1OUT |= (BIT6);
49 } else {
50 // Turn off LED at P1.6 on next cycle
51 P1OUT &= (~BIT6);
52 }
53 /* TESTING CODE */
54 }
55 }
56 return mppt_duty_cycle;
57 }
58
59 /** \brief Sweep reset called when button is pushed
60 *
61 * Function handles restarting sweep, including resetting variables
62 */
63 void sweep_reset(volatile char *DCTL) {
64 max_power = 0;
65 mppt_duty_cycle=80;
66 sweep_complete = 0;
67 }
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1 /******************************************************************************
2 * Maximum Power Point Tracker (MPPT)
3 *
4 * This file implements the perturb and observe method of finding and staying
5 * at the MPPT.
6 *
7 * This project is in fulfillment of the Major Qualifying Project at
8 * Worcester Polytechnic Institute.
9 *
10 * Authored by:
11 * Jonathan Adams
12 * Ben Beauregard
13 * Andrew Flynn
14 *
15 *****************************************************************************/
16 #include "perturbobserve.h"
17 #include "main.h"
18 #include "msp430.h"
19
20 int perturb_and_observe(volatile char *DCTL) {
21 power = (long)i_mppt * v_mppt;
22 // Only adjust duty cycle if the difference was "significant"
23 if ( (power >= (prev_power + PERTURBDEADZONE) ) ||
24 (power <= (prev_power - PERTURBDEADZONE) ) ) {
25 // Power decreased, lets change direction
26 if (power < prev_power) {
27 // Swap the direction
28 direction = !direction;
29 }
30 if (mppt_duty_cycle == 0) {
31 // If we’re at zero duty cycle we need to increase the duty cycle
32 direction = 1;
33 } else if (mppt_duty_cycle == MAX_DUTY_CYCLE) {
34 // If we’re at 100% duty cycle we need to decrease the duty cycle
35 direction = 0;
36 }
37 // Adjust duty cycle depending on direction flag
38 switch (direction) {
39 case 1:
40 mppt_duty_cycle += PERTURBINC;
41 // Turn on LED at P1.6 if we’re increasing
42 P1OUT |= BIT6;
43 break;
44 default:
45 mppt_duty_cycle -= PERTURBINC;
46 // Turn off LED at P1.6 if we’re decreasing
47 P1OUT &= ~BIT6;
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48 break;
49 }
50 }
51 prev_power = power;
52 return mppt_duty_cycle;
53 }
54
55 void perturb_and_observe_reset(void) {
56 // Reset direction to up
57 direction = 1;
58 // Reset previous power to 0 to ensure we move upwards
59 prev_power = 0;
60 // Start at 25% duty cycle
61 mppt_duty_cycle=80;
62 }
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1 /******************************************************************************
2 * Maximum Power Point Tracker (MPPT)
3 *
4 * This file implements the beta method of finding and staying at the MPPT.
5 *
6 * This project is in fulfillment of the Major Qualifying Project at
7 * Worcester Polytechnic Institute.
8 *
9 * Authored by:
10 * Jonathan Adams
11 * Ben Beauregard
12 * Andrew Flynn
13 *
14 *****************************************************************************/
15
16 #include "math.h"
17 #include "main.h"
18 #include "beta.h"
19 #include "perturbobserve.h"
20
21 int beta(volatile char *DCTL) {
22 // Store previous value
23 beta_calculated_prev = beta_calculated;
24 // Calculate current Beta value
25 beta_calculated = logf(i_mppt/v_mppt) - CCONST * v_mppt;
26 if ( (beta_calculated > BMAX) || (beta_calculated < BMIN) ){
27 // If beta value far away from optimal value, calculate new duty cycle
28 if ( (beta_calculated_prev < BMAX) && (beta_calculated_prev > BMIN) ){
29 // Step size is adjusted from conditions at maximum power point
30 beta_step_const = MAX_DUTY_CYCLE / (beta_calculated - BETADESIRED);
31 }
32 // Calculate new duty cycle from previous duty cycle and error
33 mppt_duty_cycle += ((BETADESIRED - beta_calculated) * beta_step_const);
34 // Limit duty cycle to correct range
35 if (mppt_duty_cycle > MAX_DUTY_CYCLE) {
36 mppt_duty_cycle = MAX_DUTY_CYCLE;
37 } else if (mppt_duty_cycle < 0) {
38 mppt_duty_cycle = 0;
39 }
40 } else {
41 // Otherwise use another algorithm to reach the top
42 perturb_and_observe(DCTL);
43 beta_step_const = 0;
44 }
45 return mppt_duty_cycle;
46 }
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G MATLAB Source Code
1 %% MATLAB script to prove functionality of MPPT algorithm
2 % Authors: Andrew Flynn, Ben Beauregard, Johnathan Adams
3 %
4 % This script attempts to imulate the functionality of the maximum power
5 % point tracking algorithm built in C for use with the projects hardware.
6 % This is meant as a proof that the concept is sound and the algorithm will
7 % track theoretical and actual maximum power point data, not as an actual
8 % implementation to run on the hardware. As such, certain things are
9 % abstracted, such as duty cycle setting and tracking, ISRs, and other
10 % MCU-specific functionality.
11
12 %% Flynn’s Code to load Experimental Data
13 % We’re just calling another script here. It reads a data file in a
14 % terribly... unintuitive way, but it does work, and if it ain’t broke...
15 clear;
16 fid = fopen(’Full_Data.txt’, ’r’) ; % Open source file.
17 if fid == -1
18 disp(’ERROR 404: File Not Found’) ;
19 else
20 fgetl(fid) ; % Read/discard line.
21 fgetl(fid) ; % Read/discard line.
22 buffer = fread(fid, Inf) ; % Read rest of the file.
23 fclose(fid);
24 fid = fopen(’_temp.txt’, ’w’) ; % Open destination file.
25 fwrite(fid, buffer) ; % Save to file.
26 fclose(fid) ;
27 A = tdfread(’_temp.txt’) ;
28 delete(’_temp.txt’) ;
29 end
30
31 %% Data-Error Check
32 % If we have more voltage samples than current samples something is wrong
33 % and should probably be fixed before the simulation is continued.
34 if length(A.Voltage_0x5BV0x5D) ~= length(A.x0x23_Current_0x5BA0x5D)
35 error(’Sample Size Mismatch. What are you doing?’)
36 else
37 IV = [A.Voltage_0x5BV0x5D.’; A.x0x23_Current_0x5BA0x5D.’];
38 end
39
40 %% Declaration of Variables
41 % These Variables are hereby independant from the monarch of Great Britan.
42 sim_time = 0; % tracks current elapsed time in simulation, us
43 Tsample = 1 / 500; % 500Hz MPPT sample rate, we want the period though
44 num_samp = length(IV); % Number of samples in performance data
45 delta_dc = 100 * (2 / 320); % Duty cycle increment value
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46 duty_cycle = delta_dc; % Current duty cycle in simulation (range 0 - 100)
47 power = 0; % Holds current power point
48 mpp_dc = 0; % duty cycle at maximum power point
49 mpp = 0; % Power level at maximum power point
50 samp_idx = 1; % Array Index of current voltage/current sample
51 sim_data = []; % Array to store simulation results.
52 finished = 0; % Flag set when sweep is finished to prevent further sweeping
53
54 %% Data Resolution Error Check
55 % Confirm that we have enough experimental data to support the duty cycle
56 % increment value given to the simulation. If not, abort, because
57 % simulation won’t give accurate results.
58 if length(A.Voltage_0x5BV0x5D) < 100 / delta_dc
59 error([’Not enough simulation data points to match given duty ’...
60 ’cycle change rate.’]);
61 end
62
63 %% Define Simulation Parameters
64 % These define the nature of the time-domain loop.
65 % This is not robust at all. Simulation time must be evenly divisible by
66 % Tsample or simulation will derp.
67 disp([’Recommended Simulation Time (1 full sweep): ’,...
68 num2str(Tsample * 160 * 1e3),’ms.’]);
69 sim_len = input(’Please enter the time length of the simulation, in ms: ’);
70 while sim_len < Tsample * 10e3
71 tmpstr = [’Sim. Length too small. Minimum length is ’,...
72 num2str(Tsample * 10e3),’. Please try again: ’];
73 sim_len = input(tmpstr);
74 end
75 sim_res = input(’Please enter the time step for the simulation, in us: ’);
76 while sim_res > Tsample * 1e6 / 2 || sim_res < .001
77 tmpstr = [’Resolution invalid. Maximum resolution is ’,...
78 num2str(Tsample * 1e6 / 2),...
79 ’us, minimum is 0.001us. Please try again: ’];
80 sim_res = input(tmpstr);
81 end
82
83 %% Time-Domain Simulation Loop
84 % While the simulation time is less than the requested time, continue
85 % simulating.
86 while sim_time < sim_len * 1e-3
87 % Change Duty Cycle at Given Interval
88 % mod(x,y) doesn’t seem to give actual zero answers... derp...
89 if mod(sim_time,Tsample) < 1e-12 && ~ finished
90 % Increment Duty Cycle
91 if duty_cycle >= 100 - delta_dc
92 duty_cycle = mpp_dc;
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93 finished = 1; % Mark end of sweep
94 else
95 duty_cycle = duty_cycle + delta_dc;
96 end
97 % Check if MPP
98 % This indexing code is a bit wat
99 samp_idx = round(length(A.Voltage_0x5BV0x5D) * duty_cycle / 100);
100 power = A.Voltage_0x5BV0x5D(samp_idx) *...
101 A.x0x23_Current_0x5BA0x5D(samp_idx);
102 if power > mpp
103 mpp = power;
104 mpp_dc = duty_cycle;
105 end
106 end
107 % Data Logging
108 sim_data = [sim_data;[sim_time,duty_cycle,power,...
109 A.Voltage_0x5BV0x5D(samp_idx),...
110 A.x0x23_Current_0x5BA0x5D(samp_idx)]]; % Rewrite this later
111 % Increment simulaiton time and restart loop
112 sim_time = sim_time + sim_res * 1e-6;
113 end
114
115 %% Graph the Simulation Results
116 [Ax,H1,H2] = plotyy(sim_data(:,1),sim_data(:,2),sim_data(:,1),...
117 sim_data(:,3));
118 title(’Power and Duty Cycle versus Time’);
119 xlabel(’Time, [s]’);
120 ylabel(Ax(1),’Duty Cycle, [%]’);
121 ylabel(Ax(2),’Power, [W]’);
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MIC5021
Features
• 12V to 36V Operation
• 550 ns Rise/Fall Time Driving 2000 pF
• TTL-Compatible Input with Internal Pull-Down 
Resistor
• Overcurrent Limit
• Gate-to-Source Protection
• Internal Charge Pump
• 100 kHz Operation Guaranteed Over Full Tem-
perature and Operating Voltage Range
• Compatible with Current-Sensing MOSFETs
• Current-Source Drive Reduces EMI
Applications
• Lamp Control
• Heater Control
• Motor Control
• Solenoid Switching
• Switch-Mode Power Supplies
• Circuit Breaker
General Description
The MIC5021 high-side MOSFET driver is designed to
operate at frequencies up to 100 kHz (5 kHz PWM for
2% to 100% duty cycle) and is an ideal choice for high
speed applications such as motor control, SMPS
(switch mode power supplies), and applications using
IGBTs. The MIC5021 can also operate as a circuit
breaker with or without automatic retry.
A rising or falling edge on the input results in a current
source pulse or sink pulse on the gate output. This out-
put current pulse can turn on a 2000 pF MOSFET in
approximately 550 ns. The MIC5021 then supplies a
limited current (<2 mA), if necessary, to maintain the
output state.
An overcurrent comparator with a trip voltage of 50 mV
makes the MIC5021 ideal for use with a current-sens-
ing MOSFET. An external low value resistor may be
used instead of a sensing MOSFET for more precise
overcurrent control. An optional external capacitor
placed from the CT pin to ground may be used to con-
trol the current shutdown duty cycle (dead time) from
20% to <1%. A duty cycle from 20% to about 75% is
possible with an optional pull-up resistor from CT to
VDD. Additional parts of the MIC502x family include the
MIC5020 low-side driver and the MIC5022 half-bridge
driver with a cross-conduction interlock. The MIC5021
is available in 8-pin SOIC and plastic DIP packages.
Typical Application Circuit
MIC5021
PDIP & SOIC
High-Side Driver with Overcurrent Trip and Retry
V DD
INPUT
C T
GND
V BOOST
GATE
SENSE-
SENSE+
TTL INPUT
RS E N S E
N-CHANNEL
POWER MOSFET
+12V to +36V
MIC5021
1
2
3
4
8
7
6
5
10μF
2.7
nF
LOAD
RS E N S E  = 50mVITRIP
* INCREASES TIME BEFORE RETRY
OPTIONAL*
High-Speed, High-Side MOSFET Driver with Charge Pump 
and Overcurrent Limit
H Datasheet Excerpts
H.1 MIC5021 High-Side MOSFET Driver
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Package Types
Functional Block Diagram
MIC5021
SOIC
Top View
MIC5021
PDIP
Top View
1
2
3
4
8
7
6
5
V BOOST
GATE
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SENSE+
VDD
INPUT
CT
GND
1
2
3
4
8
7
6
5
VDD
INPUT
CT
GND
V BOOST
GATE
SENSE-
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SENSE+
6V INTERNAL REGULATOR
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I1
2I1
50mV
INPUT
ONE-
SHOT GATE
CT
6V
OFF
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FAULT
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I210I2
15V
Q1
CHARGE
PUMP
VDD
VBOOST
↓
↑
TRANSISTOR: 106
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MIC5021
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings †
Supply Voltage, VDD................................................................................................................................................. +40V
Input Voltage, VIN....................................................................................................................................... –0.5V to +15V 
Sense Differential Voltage........................................................................................................................................±6.5V
SENSE+ or SENSE– to GND .................................................................................................................... –0.5V to +36V
Timer Voltage .......................................................................................................................................................... +5.5V
VBOOST Capacitor ................................................................................................................................................ 0.01 μF
Operating Ratings
Supply Voltage, VDD.................................................................................................................................... +12V to +36V 
† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those indicated
in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended
periods may affect device reliability.
DC CHARACTERISTICS 
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, GND = 0V, VDD = 12V, CT = OPEN, 
Gate CL = 1500 pF (IRF540 MOSFET).
Parameters Sym. Min. Typ. Max. Units Conditions
DC Supply Current
— — 1.8 4
mA
VDD = 12V, Input = 0V
— — 2.5 6 VDD = 36V, Input = 0V
— — 1.7 4 VDD = 12V, Input = 5V
— — 2.5 6 VDD = 36V, Input = 5V
Input Threshold — 0.8 1.4 2.0 V —
Input Hysteresis — — 0.1 — V —
Input Pull-Down Current — 10 20 40 μA Input = 5V
Current-Limit Threshold — 30 50 70 mV Note 1
Gate On Voltage
— 16 18 21
V
VDD = 12V (Note 2)
— 46 50 52 VDD = 36V (Note 2)
Gate On-Time (Fixed) tG(ON) 2 6 10 μs Sense Differential  70 mV (Note 8)
Gate Off-Time (Adjustable) tG(OFF) 10 20 50 μs
Sense Differential  70 mV, 
CT = 0 pF (Note 8)
Gate Turn-On Delay tDLH — 500 1000 ns Note 3
Gate Rise Time tR — 400 500 ns Note 4
Gate Turn-Off Delay tDLH — 800 1500 ns Note 5
Note 1: When using sense MOSFETs, it is recommended that RSENSE < 50Ω. Higher values may affect the sense 
MOSFET’s current transfer ratio.
2: DC measurement.
3: Input switched from 0.8V (TTL low) to 2.0V (TTL high), time for gate transition from 0V to 2V.
4: Input switched from 0.8V (TTL low) to 2.0V (TTL high), time for gate transition from 2V to 17V.
5: Input switched from 2.0V (TTL high) to 0.8V (TTL low), time for gate transition from 20V (gate on voltage) 
to 17V.
6: Input switched from 2.0V (TTL high) to 0.8V (TTL low), time for gate transition from 17V to 2V.
7: Frequency where gate on voltage reduces to 17V with 50% input duty cycle.
8: Gate on time tG(ON) and tG(OFF) are not 100% production tested.
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Gate Fall Time tF — 400 500 ns Note 6
Max. Operating Frequency fMAX 100 150 — kHz Note 7
DC CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, TA = +25°C, GND = 0V, VDD = 12V, CT = OPEN, 
Gate CL = 1500 pF (IRF540 MOSFET).
Parameters Sym. Min. Typ. Max. Units Conditions
Note 1: When using sense MOSFETs, it is recommended that RSENSE < 50Ω. Higher values may affect the sense 
MOSFET’s current transfer ratio.
2: DC measurement.
3: Input switched from 0.8V (TTL low) to 2.0V (TTL high), time for gate transition from 0V to 2V.
4: Input switched from 0.8V (TTL low) to 2.0V (TTL high), time for gate transition from 2V to 17V.
5: Input switched from 2.0V (TTL high) to 0.8V (TTL low), time for gate transition from 20V (gate on voltage) 
to 17V.
6: Input switched from 2.0V (TTL high) to 0.8V (TTL low), time for gate transition from 17V to 2V.
7: Frequency where gate on voltage reduces to 17V with 50% input duty cycle.
8: Gate on time tG(ON) and tG(OFF) are not 100% production tested.
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MIC5021
6.0 APPLICATION INFORMATION
The MIC5021 MOSFET driver is intended for high-side
switching applications where overcurrent limiting and
high speed are required. The MIC5021 can control
MOSFETs that switch voltages up to 36V.
6.1 High-Side Switch Circuit 
Advantages
High-side switching allows more of the load related
components and wiring to remain near ground potential
when compared to low-side switching. This reduces the
chances of short-to-ground accidents or failures.
6.2 Speed Advantage
The MIC5021 is about two orders of magnitude faster
than the low cost MIC5014 making it suitable for
high-frequency high-efficiency circuit operation in PWM
(pulse width modulation) designs used for motor con-
trol, SMPS (switch-mode power supply) and heating
element control.
Switched loads (on/off) benefit from the MIC5021’s fast
switching times by allowing use of MOSFETs with
smaller safe operating areas. Larger MOSFETs are
often required when using slower drivers.
6.3 Supply Voltage
The MIC5021’s supply input (VDD) is rated up to 36V.
The supply voltage must be equal to or greater than the
voltage applied to the drain of the external N-channel
MOSFET.
A 16V minimum supply is recommended to produce
continuous on-state, gate drive voltage for standard
MOSFETs (10V nominal gate enhancement).
When the driver is powered from a 12V to 16V supply,
a logic-level MOSFET is recommended (5V nominal
gate enhancement).
PWM operation may produce satisfactory gate
enhancement at lower supply voltages. This occurs
when fast switching repetition makes the boost capac-
itor a more significant voltage supply than the internal
charge pump.
6.4 Logic-Level MOSFET Precautions
Logic-level MOSFETs have lower maximum
gate-to-source voltage ratings (typically ±10V) than
standard MOSFETs (typically ±20V). When an external
MOSFET is turned on, the doubling effect of the boost
capacitor can cause the gate-to-source voltage to
momentarily exceed 10V. Internal zener diodes clamp
this voltage to 16V maximum which is too high for
logic-level MOSFETs. To protect logic-level MOS-
FETs, connect a zener diode (5V ≤ VZENER < 10V) from
gate to source.
6.5 Overcurrent Limiting
A 50 mV comparator is provided for current sensing.
The low level trip point minimizes I2R losses when a
power resistor is used for current sensing.
The adjustable retry feature can be used to handle
loads with high initial currents, such as lamps or heat-
ing elements, and can be adjusted from the CT connec-
tion.
CT to ground maintains gate drive shutdown following
an overcurrent condition.
CT open, or a capacitor to ground, causes automatic
retry. The default duty cycle (CT open) is approximately
20%. Refer to the Electrical Characteristics when
selecting a capacitor for reduced duty cycle.
CT through a pull-up resistor to VDD increases the duty
cycle. Increasing the duty cycle increases the power
dissipation in the load and MOSFET under a fault con-
dition. Circuits may become unstable at a duty cycle of
about 75% or higher, depending on conditions. Cau-
tion: The MIC5021 may be damaged if the voltage
applied to CT exceeds the absolute maximum voltage
rating.
6.6 Boost Capacitor Selection
The boost capacitor value will vary depending on the
supply voltage range.
A 0.01 μF boost capacitor is recommended for best
performance in the 12V to 20V range. (See Figure 6-1.)
Larger capacitors may damage the MIC5021.
FIGURE 6-1: 12V to 20V Configuration.
If the full 12V to 36V voltage range is required, the
boost capacitor value must be reduced to 2.7 nF
(Figure 6-2). The recommended configuration for the
20V to 36V range is to place the capacitor is placed
between VDD and VBOOST as shown in Figure 6-3.
V DD
Input
C T
Gnd
V BOOST
Gate
Sense-
Sense+
TTL Input
+12V to +20V
MIC5021
1
2
3
4
8
7
6
5
10μF
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FIGURE 6-2: 12V to 36V Configuration.
FIGURE 6-3: Preferred 20V to 36V 
Configuration.
Do not use both boost capacitors between VBOOST and
the MOSFET source and VBOOST and VDD at the same
time.
6.7 Current-Sense Resistors
Lead length can be significant when using low value
(<1Ω) resistors for current sensing. Errors caused by
lead length can be avoided by using four-terminal cur-
rent-sensing resistors. Four-terminal resistors are
available from several manufacturers.
6.8 Circuits without Current Sensing
Current sensing may be omitted by connecting the
SENSE+ and SENSE– pins to the source of the MOS-
FET or to the supply. Connecting the sense pins to the
supply is preferred for inductive loads. Do not connect
the sense pins to ground.
FIGURE 6-4: Connecting Sense to 
Source.
FIGURE 6-5: Connecting Sense to 
Supply.
6.9 Inductive Load Precautions
Circuits controlling inductive loads, such as solenoids
(Figure 6-6) and motors, require precautions when
controlled by the MIC5021. Wire wound resistors,
which are sometimes used to simulate other loads, can
also show significant inductive properties.
An inductive load releases stored energy when its cur-
rent flow is interrupted (when the MOSFET is switched
off). The voltage across the inductor reverses and the
inductor attempts to force current flow. Since the circuit
appears open (the MOSFET appears as a very high
resistance) a very large negative voltage occurs across
the inductor.
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H.2 MSP430 Pinout Diagram
Figure H1: MSP430 Pinout Diagram from datasheet
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